# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 12 2017 08:03:55

# File Generated:     Mar 21 2020 16:00:20

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK:R vs. CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: PIN_13:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED
			6.2.2::Path details for port: PIN_18
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: PIN_13:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED
			6.5.2::Path details for port: PIN_18
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: CLK  | Frequency: 123.08 MHz  | Target: 16.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK           CLK            62500            54375       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
PIN_13:in  CLK         581          CLK:R                  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED        CLK         17439         CLK:R                  
PIN_18     CLK         8363          CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
PIN_13:in  CLK         -147        CLK:R                  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED        CLK         15084                 CLK:R                  
PIN_18     CLK         8148                  CLK:R                  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK
*********************************
Clock: CLK
Frequency: 123.08 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in3
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Setup Constraint : 62500p
Path slack       : 54375p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6926
-----------------------------------   ----- 
End-of-path arrival time (ps)         13390
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             12160  54375  RISE       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    186             12346  54375  RISE       2
blink_counter_14__i23_LC_3_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             12346  54375  RISE       1
blink_counter_14__i23_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_1000    186             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin            ICE_CARRY_IN_MUX               0             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout           ICE_CARRY_IN_MUX             289             12821  54375  RISE       2
blink_counter_14__i24_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_1000      0             12821  54375  RISE       1
blink_counter_14__i24_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_1000    186             13007  54375  RISE       1
I__183/I                                  InMux                          0             13007  54375  RISE       1
I__183/O                                  InMux                        382             13390  54375  RISE       1
blink_counter_14__i25_LC_3_26_1/in3       LogicCell40_SEQ_MODE_1000      0             13390  54375  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK:R vs. CLK:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in3
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Setup Constraint : 62500p
Path slack       : 54375p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6926
-----------------------------------   ----- 
End-of-path arrival time (ps)         13390
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             12160  54375  RISE       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    186             12346  54375  RISE       2
blink_counter_14__i23_LC_3_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             12346  54375  RISE       1
blink_counter_14__i23_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_1000    186             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin            ICE_CARRY_IN_MUX               0             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout           ICE_CARRY_IN_MUX             289             12821  54375  RISE       2
blink_counter_14__i24_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_1000      0             12821  54375  RISE       1
blink_counter_14__i24_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_1000    186             13007  54375  RISE       1
I__183/I                                  InMux                          0             13007  54375  RISE       1
I__183/O                                  InMux                        382             13390  54375  RISE       1
blink_counter_14__i25_LC_3_26_1/in3       LogicCell40_SEQ_MODE_1000      0             13390  54375  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: PIN_13:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : PIN_13:in
Clock Port        : CLK
Clock Reference   : CLK:R
Setup Time        : 581


Data Path Delay                6135
+ Setup Time                    114
- Capture Clock Path Delay    -5668
---------------------------- ------
Setup to Clock                  581

Data Path
pin name                                model name              delay  cummulative delay  edge  Fanout  
--------------------------------------  ----------------------  -----  -----------------  ----  ------  
PIN_13:in                               TinyFPGA_B              0      0                  RISE  1       
differential_input_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
differential_input_iopad/DOUT           IO_PAD                  760    760                RISE  1       
differential_input_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
differential_input_preio/DIN0           PRE_IO_PIN_TYPE_000001  910    1670               RISE  1       
I__71/I                                 Odrv12                  0      1670               RISE  1       
I__71/O                                 Odrv12                  724    2393               RISE  1       
I__72/I                                 Span12Mux_h             0      2393               RISE  1       
I__72/O                                 Span12Mux_h             724    3117               RISE  1       
I__73/I                                 Span12Mux_h             0      3117               RISE  1       
I__73/O                                 Span12Mux_h             724    3840               RISE  1       
I__74/I                                 Sp12to4                 0      3840               RISE  1       
I__74/O                                 Sp12to4                 631    4471               RISE  1       
I__75/I                                 Span4Mux_s2_v           0      4471               RISE  1       
I__75/O                                 Span4Mux_s2_v           372    4843               RISE  1       
I__76/I                                 IoSpan4Mux              0      4843               RISE  1       
I__76/O                                 IoSpan4Mux              424    5267               RISE  1       
I__77/I                                 LocalMux                0      5267               RISE  1       
I__77/O                                 LocalMux                486    5753               RISE  1       
I__78/I                                 IoInMux                 0      5753               RISE  1       
I__78/O                                 IoInMux                 382    6135               RISE  1       
PIN_18_pad_preio/DOUT0(oversampler_9)   PRE_IO_PIN_TYPE_010101  0      6135               RISE  1       

Capture Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__41/I                              Odrv4                   0      1420               RISE  1       
I__41/O                              Odrv4                   517    1936               RISE  1       
I__42/I                              IoSpan4Mux              0      1936               RISE  1       
I__42/O                              IoSpan4Mux              424    2360               RISE  1       
I__43/I                              IoSpan4Mux              0      2360               RISE  1       
I__43/O                              IoSpan4Mux              424    2784               RISE  1       
I__44/I                              IoSpan4Mux              0      2784               RISE  1       
I__44/O                              IoSpan4Mux              424    3208               RISE  1       
I__45/I                              LocalMux                0      3208               RISE  1       
I__45/O                              LocalMux                486    3694               RISE  1       
I__46/I                              IoInMux                 0      3694               RISE  1       
I__46/O                              IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  27      
I__176/I                             gio2CtrlBuf             0      4986               RISE  1       
I__176/O                             gio2CtrlBuf             0      4986               RISE  1       
I__177/I                             GlobalMux               0      4986               RISE  1       
I__177/O                             GlobalMux               227    5213               RISE  1       
I__182/I                             ClkMux                  0      5213               RISE  1       
I__182/O                             ClkMux                  455    5668               RISE  1       
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 17439


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay             10975
---------------------------- ------
Clock To Out Delay            17439

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__41/I                              Odrv4                      0      1420               RISE  1       
I__41/O                              Odrv4                      517    1936               RISE  1       
I__42/I                              IoSpan4Mux                 0      1936               RISE  1       
I__42/O                              IoSpan4Mux                 424    2360               RISE  1       
I__43/I                              IoSpan4Mux                 0      2360               RISE  1       
I__43/O                              IoSpan4Mux                 424    2784               RISE  1       
I__44/I                              IoSpan4Mux                 0      2784               RISE  1       
I__44/O                              IoSpan4Mux                 424    3208               RISE  1       
I__45/I                              LocalMux                   0      3208               RISE  1       
I__45/O                              LocalMux                   486    3694               RISE  1       
I__46/I                              IoInMux                    0      3694               RISE  1       
I__46/O                              IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  27      
I__176/I                             gio2CtrlBuf                0      4986               RISE  1       
I__176/O                             gio2CtrlBuf                0      4986               RISE  1       
I__177/I                             GlobalMux                  0      4986               RISE  1       
I__177/O                             GlobalMux                  227    5213               RISE  1       
I__180/I                             ClkMux                     0      5213               RISE  1       
I__180/O                             ClkMux                     455    5668               RISE  1       
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_14__i21_LC_3_25_5/lcout  LogicCell40_SEQ_MODE_1000  796    6464               RISE  3       
I__154/I                               LocalMux                   0      6464               RISE  1       
I__154/O                               LocalMux                   486    6950               RISE  1       
I__156/I                               InMux                      0      6950               RISE  1       
I__156/O                               InMux                      382    7332               RISE  1       
i54_4_lut_LC_4_25_0/in0                LogicCell40_SEQ_MODE_0000  0      7332               RISE  1       
i54_4_lut_LC_4_25_0/lcout              LogicCell40_SEQ_MODE_0000  662    7994               RISE  1       
I__151/I                               LocalMux                   0      7994               RISE  1       
I__151/O                               LocalMux                   486    8480               RISE  1       
I__152/I                               InMux                      0      8480               RISE  1       
I__152/O                               InMux                      382    8862               RISE  1       
i56_3_lut_LC_4_25_2/in1                LogicCell40_SEQ_MODE_0000  0      8862               RISE  1       
i56_3_lut_LC_4_25_2/lcout              LogicCell40_SEQ_MODE_0000  589    9451               RISE  1       
I__141/I                               Odrv4                      0      9451               RISE  1       
I__141/O                               Odrv4                      517    9968               RISE  1       
I__142/I                               Span4Mux_v                 0      9968               RISE  1       
I__142/O                               Span4Mux_v                 517    10485              RISE  1       
I__143/I                               Span4Mux_s0_v              0      10485              RISE  1       
I__143/O                               Span4Mux_s0_v              300    10785              RISE  1       
I__144/I                               LocalMux                   0      10785              RISE  1       
I__144/O                               LocalMux                   486    11271              RISE  1       
I__145/I                               IoInMux                    0      11271              RISE  1       
I__145/O                               IoInMux                    382    11653              RISE  1       
LED_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      11653              RISE  1       
LED_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     3297   14951              FALL  1       
LED_pad_iopad/DIN                      IO_PAD                     0      14951              FALL  1       
LED_pad_iopad/PACKAGEPIN:out           IO_PAD                     2488   17439              FALL  1       
LED                                    TinyFPGA_B                 0      17439              FALL  1       

6.2.2::Path details for port: PIN_18    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PIN_18
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 8363


Launch Clock Path Delay        5668
+ Clock To Q Delay              207
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             8363

Launch Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__41/I                              Odrv4                   0      1420               RISE  1       
I__41/O                              Odrv4                   517    1936               RISE  1       
I__42/I                              IoSpan4Mux              0      1936               RISE  1       
I__42/O                              IoSpan4Mux              424    2360               RISE  1       
I__43/I                              IoSpan4Mux              0      2360               RISE  1       
I__43/O                              IoSpan4Mux              424    2784               RISE  1       
I__44/I                              IoSpan4Mux              0      2784               RISE  1       
I__44/O                              IoSpan4Mux              424    3208               RISE  1       
I__45/I                              LocalMux                0      3208               RISE  1       
I__45/O                              LocalMux                486    3694               RISE  1       
I__46/I                              IoInMux                 0      3694               RISE  1       
I__46/O                              IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  27      
I__176/I                             gio2CtrlBuf             0      4986               RISE  1       
I__176/O                             gio2CtrlBuf             0      4986               RISE  1       
I__177/I                             GlobalMux               0      4986               RISE  1       
I__177/O                             GlobalMux               227    5213               RISE  1       
I__182/I                             ClkMux                  0      5213               RISE  1       
I__182/O                             ClkMux                  455    5668               RISE  1       
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

Data Path
pin name                                model name              delay  cummulative delay  edge  Fanout  
--------------------------------------  ----------------------  -----  -----------------  ----  ------  
PIN_18_pad_preio/PADOUT(oversampler_9)  PRE_IO_PIN_TYPE_010101  207    5875               FALL  1       
PIN_18_pad_iopad/DIN                    IO_PAD                  0      5875               FALL  1       
PIN_18_pad_iopad/PACKAGEPIN:out         IO_PAD                  2488   8363               FALL  1       
PIN_18                                  TinyFPGA_B              0      8363               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: PIN_13:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : PIN_13:in
Clock Port        : CLK
Clock Reference   : CLK:R
Hold Time         : -147


Capture Clock Path Delay       5668
+ Hold  Time                      0
- Data Path Delay             -5815
---------------------------- ------
Hold Time                      -147

Data Path
pin name                                model name              delay  cummulative delay  edge  Fanout  
--------------------------------------  ----------------------  -----  -----------------  ----  ------  
PIN_13:in                               TinyFPGA_B              0      0                  FALL  1       
differential_input_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
differential_input_iopad/DOUT           IO_PAD                  460    460                FALL  1       
differential_input_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
differential_input_preio/DIN0           PRE_IO_PIN_TYPE_000001  682    1142               FALL  1       
I__71/I                                 Odrv12                  0      1142               FALL  1       
I__71/O                                 Odrv12                  796    1938               FALL  1       
I__72/I                                 Span12Mux_h             0      1938               FALL  1       
I__72/O                                 Span12Mux_h             796    2734               FALL  1       
I__73/I                                 Span12Mux_h             0      2734               FALL  1       
I__73/O                                 Span12Mux_h             796    3530               FALL  1       
I__74/I                                 Sp12to4                 0      3530               FALL  1       
I__74/O                                 Sp12to4                 662    4192               FALL  1       
I__75/I                                 Span4Mux_s2_v           0      4192               FALL  1       
I__75/O                                 Span4Mux_s2_v           372    4564               FALL  1       
I__76/I                                 IoSpan4Mux              0      4564               FALL  1       
I__76/O                                 IoSpan4Mux              475    5039               FALL  1       
I__77/I                                 LocalMux                0      5039               FALL  1       
I__77/O                                 LocalMux                455    5494               FALL  1       
I__78/I                                 IoInMux                 0      5494               FALL  1       
I__78/O                                 IoInMux                 320    5815               FALL  1       
PIN_18_pad_preio/DOUT0(oversampler_9)   PRE_IO_PIN_TYPE_010101  0      5815               FALL  1       

Capture Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__41/I                              Odrv4                   0      1420               RISE  1       
I__41/O                              Odrv4                   517    1936               RISE  1       
I__42/I                              IoSpan4Mux              0      1936               RISE  1       
I__42/O                              IoSpan4Mux              424    2360               RISE  1       
I__43/I                              IoSpan4Mux              0      2360               RISE  1       
I__43/O                              IoSpan4Mux              424    2784               RISE  1       
I__44/I                              IoSpan4Mux              0      2784               RISE  1       
I__44/O                              IoSpan4Mux              424    3208               RISE  1       
I__45/I                              LocalMux                0      3208               RISE  1       
I__45/O                              LocalMux                486    3694               RISE  1       
I__46/I                              IoInMux                 0      3694               RISE  1       
I__46/O                              IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  27      
I__176/I                             gio2CtrlBuf             0      4986               RISE  1       
I__176/O                             gio2CtrlBuf             0      4986               RISE  1       
I__177/I                             GlobalMux               0      4986               RISE  1       
I__177/O                             GlobalMux               227    5213               RISE  1       
I__182/I                             ClkMux                  0      5213               RISE  1       
I__182/O                             ClkMux                  455    5668               RISE  1       
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 15084


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay              8620
---------------------------- ------
Clock To Out Delay            15084

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B                 0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__41/I                              Odrv4                      0      1420               RISE  1       
I__41/O                              Odrv4                      517    1936               RISE  1       
I__42/I                              IoSpan4Mux                 0      1936               RISE  1       
I__42/O                              IoSpan4Mux                 424    2360               RISE  1       
I__43/I                              IoSpan4Mux                 0      2360               RISE  1       
I__43/O                              IoSpan4Mux                 424    2784               RISE  1       
I__44/I                              IoSpan4Mux                 0      2784               RISE  1       
I__44/O                              IoSpan4Mux                 424    3208               RISE  1       
I__45/I                              LocalMux                   0      3208               RISE  1       
I__45/O                              LocalMux                   486    3694               RISE  1       
I__46/I                              IoInMux                    0      3694               RISE  1       
I__46/O                              IoInMux                    382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  27      
I__176/I                             gio2CtrlBuf                0      4986               RISE  1       
I__176/O                             gio2CtrlBuf                0      4986               RISE  1       
I__177/I                             GlobalMux                  0      4986               RISE  1       
I__177/O                             GlobalMux                  227    5213               RISE  1       
I__181/I                             ClkMux                     0      5213               RISE  1       
I__181/O                             ClkMux                     455    5668               RISE  1       
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000  0      5668               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
blink_counter_14__i25_LC_3_26_1/lcout  LogicCell40_SEQ_MODE_1000  796    6464               FALL  2       
I__147/I                               LocalMux                   0      6464               FALL  1       
I__147/O                               LocalMux                   455    6919               FALL  1       
I__149/I                               InMux                      0      6919               FALL  1       
I__149/O                               InMux                      320    7239               FALL  1       
i56_3_lut_LC_4_25_2/in3                LogicCell40_SEQ_MODE_0000  0      7239               FALL  1       
i56_3_lut_LC_4_25_2/lcout              LogicCell40_SEQ_MODE_0000  424    7663               FALL  1       
I__141/I                               Odrv4                      0      7663               FALL  1       
I__141/O                               Odrv4                      548    8211               FALL  1       
I__142/I                               Span4Mux_v                 0      8211               FALL  1       
I__142/O                               Span4Mux_v                 548    8759               FALL  1       
I__143/I                               Span4Mux_s0_v              0      8759               FALL  1       
I__143/O                               Span4Mux_s0_v              279    9038               FALL  1       
I__144/I                               LocalMux                   0      9038               FALL  1       
I__144/O                               LocalMux                   455    9493               FALL  1       
I__145/I                               IoInMux                    0      9493               FALL  1       
I__145/O                               IoInMux                    320    9813               FALL  1       
LED_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      9813               FALL  1       
LED_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2956   12770              RISE  1       
LED_pad_iopad/DIN                      IO_PAD                     0      12770              RISE  1       
LED_pad_iopad/PACKAGEPIN:out           IO_PAD                     2314   15084              RISE  1       
LED                                    TinyFPGA_B                 0      15084              RISE  1       

6.5.2::Path details for port: PIN_18    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PIN_18
Clock Port         : CLK
Clock Reference    : CLK:R
Clock to Out Delay : 8148


Launch Clock Path Delay        5668
+ Clock To Q Delay              165
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             8148

Launch Clock Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
CLK                                  TinyFPGA_B              0      0                  RISE  1       
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                  0      0                  RISE  1       
CLK_pad_iopad/DOUT                   IO_PAD                  510    510                RISE  1       
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001  0      510                RISE  1       
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001  910    1420               RISE  1       
I__41/I                              Odrv4                   0      1420               RISE  1       
I__41/O                              Odrv4                   517    1936               RISE  1       
I__42/I                              IoSpan4Mux              0      1936               RISE  1       
I__42/O                              IoSpan4Mux              424    2360               RISE  1       
I__43/I                              IoSpan4Mux              0      2360               RISE  1       
I__43/O                              IoSpan4Mux              424    2784               RISE  1       
I__44/I                              IoSpan4Mux              0      2784               RISE  1       
I__44/O                              IoSpan4Mux              424    3208               RISE  1       
I__45/I                              LocalMux                0      3208               RISE  1       
I__45/O                              LocalMux                486    3694               RISE  1       
I__46/I                              IoInMux                 0      3694               RISE  1       
I__46/O                              IoInMux                 382    4076               RISE  1       
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                  0      4076               RISE  1       
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                  910    4986               RISE  27      
I__176/I                             gio2CtrlBuf             0      4986               RISE  1       
I__176/O                             gio2CtrlBuf             0      4986               RISE  1       
I__177/I                             GlobalMux               0      4986               RISE  1       
I__177/O                             GlobalMux               227    5213               RISE  1       
I__182/I                             ClkMux                  0      5213               RISE  1       
I__182/O                             ClkMux                  455    5668               RISE  1       
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101  0      5668               RISE  1       

Data Path
pin name                                model name              delay  cummulative delay  edge  Fanout  
--------------------------------------  ----------------------  -----  -----------------  ----  ------  
PIN_18_pad_preio/PADOUT(oversampler_9)  PRE_IO_PIN_TYPE_010101  165    5834               RISE  1       
PIN_18_pad_iopad/DIN                    IO_PAD                  0      5834               RISE  1       
PIN_18_pad_iopad/PACKAGEPIN:out         IO_PAD                  2314   8148               RISE  1       
PIN_18                                  TinyFPGA_B              0      8148               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in3
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Setup Constraint : 62500p
Path slack       : 54375p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6926
-----------------------------------   ----- 
End-of-path arrival time (ps)         13390
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             12160  54375  RISE       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    186             12346  54375  RISE       2
blink_counter_14__i23_LC_3_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             12346  54375  RISE       1
blink_counter_14__i23_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_1000    186             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin            ICE_CARRY_IN_MUX               0             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout           ICE_CARRY_IN_MUX             289             12821  54375  RISE       2
blink_counter_14__i24_LC_3_26_0/carryin   LogicCell40_SEQ_MODE_1000      0             12821  54375  RISE       1
blink_counter_14__i24_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_1000    186             13007  54375  RISE       1
I__183/I                                  InMux                          0             13007  54375  RISE       1
I__183/O                                  InMux                        382             13390  54375  RISE       1
blink_counter_14__i25_LC_3_26_1/in3       LogicCell40_SEQ_MODE_1000      0             13390  54375  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i24_LC_3_26_0/in3
Capture Clock    : blink_counter_14__i24_LC_3_26_0/clk
Setup Constraint : 62500p
Path slack       : 54561p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6740
-----------------------------------   ----- 
End-of-path arrival time (ps)         13204
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             12160  54375  RISE       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    186             12346  54375  RISE       2
blink_counter_14__i23_LC_3_25_7/carryin   LogicCell40_SEQ_MODE_1000      0             12346  54375  RISE       1
blink_counter_14__i23_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_1000    186             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitin            ICE_CARRY_IN_MUX               0             12532  54375  RISE       1
IN_MUX_bfv_3_26_0_/carryinitout           ICE_CARRY_IN_MUX             289             12821  54375  RISE       2
I__184/I                                  InMux                          0             12821  54561  RISE       1
I__184/O                                  InMux                        382             13204  54561  RISE       1
blink_counter_14__i24_LC_3_26_0/in3       LogicCell40_SEQ_MODE_1000      0             13204  54561  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i23_LC_3_25_7/in3
Capture Clock    : blink_counter_14__i23_LC_3_25_7/clk
Setup Constraint : 62500p
Path slack       : 55037p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6264
-----------------------------------   ----- 
End-of-path arrival time (ps)         12728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0             12160  54375  RISE       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    186             12346  54375  RISE       2
I__185/I                                  InMux                          0             12346  55037  RISE       1
I__185/O                                  InMux                        382             12728  55037  RISE       1
blink_counter_14__i23_LC_3_25_7/in3       LogicCell40_SEQ_MODE_1000      0             12728  55037  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i22_LC_3_25_6/in3
Capture Clock    : blink_counter_14__i22_LC_3_25_6/clk
Setup Constraint : 62500p
Path slack       : 55223p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      6078
-----------------------------------   ----- 
End-of-path arrival time (ps)         12542
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
blink_counter_14__i21_LC_3_25_5/carryin   LogicCell40_SEQ_MODE_1000      0             11974  54375  RISE       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    186             12160  54375  RISE       2
I__115/I                                  InMux                          0             12160  55223  RISE       1
I__115/O                                  InMux                        382             12542  55223  RISE       1
blink_counter_14__i22_LC_3_25_6/in3       LogicCell40_SEQ_MODE_1000      0             12542  55223  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i21_LC_3_25_5/in3
Capture Clock    : blink_counter_14__i21_LC_3_25_5/clk
Setup Constraint : 62500p
Path slack       : 55409p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5892
-----------------------------------   ----- 
End-of-path arrival time (ps)         12356
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
blink_counter_14__i20_LC_3_25_4/carryin   LogicCell40_SEQ_MODE_1000      0             11788  54375  RISE       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    186             11974  54375  RISE       2
I__116/I                                  InMux                          0             11974  55409  RISE       1
I__116/O                                  InMux                        382             12356  55409  RISE       1
blink_counter_14__i21_LC_3_25_5/in3       LogicCell40_SEQ_MODE_1000      0             12356  55409  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i20_LC_3_25_4/in3
Capture Clock    : blink_counter_14__i20_LC_3_25_4/clk
Setup Constraint : 62500p
Path slack       : 55595p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5706
-----------------------------------   ----- 
End-of-path arrival time (ps)         12170
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
blink_counter_14__i19_LC_3_25_3/carryin   LogicCell40_SEQ_MODE_1000      0             11602  54375  RISE       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    186             11788  54375  RISE       2
I__117/I                                  InMux                          0             11788  55595  RISE       1
I__117/O                                  InMux                        382             12170  55595  RISE       1
blink_counter_14__i20_LC_3_25_4/in3       LogicCell40_SEQ_MODE_1000      0             12170  55595  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i19_LC_3_25_3/in3
Capture Clock    : blink_counter_14__i19_LC_3_25_3/clk
Setup Constraint : 62500p
Path slack       : 55781p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5520
-----------------------------------   ----- 
End-of-path arrival time (ps)         11984
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
blink_counter_14__i18_LC_3_25_2/carryin   LogicCell40_SEQ_MODE_1000      0             11415  54375  RISE       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    186             11602  54375  RISE       2
I__121/I                                  InMux                          0             11602  55781  RISE       1
I__121/O                                  InMux                        382             11984  55781  RISE       1
blink_counter_14__i19_LC_3_25_3/in3       LogicCell40_SEQ_MODE_1000      0             11984  55781  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i18_LC_3_25_2/in3
Capture Clock    : blink_counter_14__i18_LC_3_25_2/clk
Setup Constraint : 62500p
Path slack       : 55967p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5334
-----------------------------------   ----- 
End-of-path arrival time (ps)         11798
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
blink_counter_14__i17_LC_3_25_1/carryin   LogicCell40_SEQ_MODE_1000      0             11229  54375  RISE       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    186             11415  54375  RISE       2
I__125/I                                  InMux                          0             11415  55967  RISE       1
I__125/O                                  InMux                        382             11798  55967  RISE       1
blink_counter_14__i18_LC_3_25_2/in3       LogicCell40_SEQ_MODE_1000      0             11798  55967  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i17_LC_3_25_1/in3
Capture Clock    : blink_counter_14__i17_LC_3_25_1/clk
Setup Constraint : 62500p
Path slack       : 56153p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      5148
-----------------------------------   ----- 
End-of-path arrival time (ps)         11612
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
blink_counter_14__i16_LC_3_25_0/carryin   LogicCell40_SEQ_MODE_1000      0             11043  54375  RISE       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    186             11229  54375  RISE       2
I__129/I                                  InMux                          0             11229  56153  RISE       1
I__129/O                                  InMux                        382             11612  56153  RISE       1
blink_counter_14__i17_LC_3_25_1/in3       LogicCell40_SEQ_MODE_1000      0             11612  56153  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i16_LC_3_25_0/in3
Capture Clock    : blink_counter_14__i16_LC_3_25_0/clk
Setup Constraint : 62500p
Path slack       : 56339p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4962
-----------------------------------   ----- 
End-of-path arrival time (ps)         11426
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
blink_counter_14__i15_LC_3_24_7/carryin   LogicCell40_SEQ_MODE_1000      0             10568  54375  RISE       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    186             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0             10754  54375  RISE       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             289             11043  54375  RISE       2
I__133/I                                  InMux                          0             11043  56339  RISE       1
I__133/O                                  InMux                        382             11426  56339  RISE       1
blink_counter_14__i16_LC_3_25_0/in3       LogicCell40_SEQ_MODE_1000      0             11426  56339  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i15_LC_3_24_7/in3
Capture Clock    : blink_counter_14__i15_LC_3_24_7/clk
Setup Constraint : 62500p
Path slack       : 56815p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4486
-----------------------------------   ----- 
End-of-path arrival time (ps)         10950
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
blink_counter_14__i14_LC_3_24_6/carryin   LogicCell40_SEQ_MODE_1000      0             10382  54375  RISE       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    186             10568  54375  RISE       2
I__137/I                                  InMux                          0             10568  56815  RISE       1
I__137/O                                  InMux                        382             10950  56815  RISE       1
blink_counter_14__i15_LC_3_24_7/in3       LogicCell40_SEQ_MODE_1000      0             10950  56815  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i14_LC_3_24_6/in3
Capture Clock    : blink_counter_14__i14_LC_3_24_6/clk
Setup Constraint : 62500p
Path slack       : 57001p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4300
-----------------------------------   ----- 
End-of-path arrival time (ps)         10764
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
blink_counter_14__i13_LC_3_24_5/carryin   LogicCell40_SEQ_MODE_1000      0             10196  54375  RISE       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    186             10382  54375  RISE       2
I__79/I                                   InMux                          0             10382  57001  RISE       1
I__79/O                                   InMux                        382             10764  57001  RISE       1
blink_counter_14__i14_LC_3_24_6/in3       LogicCell40_SEQ_MODE_1000      0             10764  57001  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i13_LC_3_24_5/in3
Capture Clock    : blink_counter_14__i13_LC_3_24_5/clk
Setup Constraint : 62500p
Path slack       : 57187p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      4114
-----------------------------------   ----- 
End-of-path arrival time (ps)         10578
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
blink_counter_14__i12_LC_3_24_4/carryin   LogicCell40_SEQ_MODE_1000      0             10010  54375  RISE       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    186             10196  54375  RISE       2
I__83/I                                   InMux                          0             10196  57187  RISE       1
I__83/O                                   InMux                        382             10578  57187  RISE       1
blink_counter_14__i13_LC_3_24_5/in3       LogicCell40_SEQ_MODE_1000      0             10578  57187  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i12_LC_3_24_4/in3
Capture Clock    : blink_counter_14__i12_LC_3_24_4/clk
Setup Constraint : 62500p
Path slack       : 57373p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3928
-----------------------------------   ----- 
End-of-path arrival time (ps)         10392
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
blink_counter_14__i11_LC_3_24_3/carryin   LogicCell40_SEQ_MODE_1000      0              9824  54375  RISE       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    186             10010  54375  RISE       2
I__87/I                                   InMux                          0             10010  57373  RISE       1
I__87/O                                   InMux                        382             10392  57373  RISE       1
blink_counter_14__i12_LC_3_24_4/in3       LogicCell40_SEQ_MODE_1000      0             10392  57373  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i11_LC_3_24_3/in3
Capture Clock    : blink_counter_14__i11_LC_3_24_3/clk
Setup Constraint : 62500p
Path slack       : 57559p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3742
-----------------------------------   ----- 
End-of-path arrival time (ps)         10206
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout      LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                   LocalMux                       0              6464  54375  RISE       1
I__68/O                                   LocalMux                     486              6950  54375  RISE       1
I__69/I                                   InMux                          0              6950  54375  RISE       1
I__69/O                                   InMux                        382              7332  54375  RISE       1
I__70/I                                   CascadeMux                     0              7332  54375  RISE       1
I__70/O                                   CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2        LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout   LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin    LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout   LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin    LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout   LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin    LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout   LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin    LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout   LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin    LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout   LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin    LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout   LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin    LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout   LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin            ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout           ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin    LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout   LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin    LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout   LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
blink_counter_14__i10_LC_3_24_2/carryin   LogicCell40_SEQ_MODE_1000      0              9638  54375  RISE       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    186              9824  54375  RISE       2
I__91/I                                   InMux                          0              9824  57559  RISE       1
I__91/O                                   InMux                        382             10206  57559  RISE       1
blink_counter_14__i11_LC_3_24_3/in3       LogicCell40_SEQ_MODE_1000      0             10206  57559  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i10_LC_3_24_2/in3
Capture Clock    : blink_counter_14__i10_LC_3_24_2/clk
Setup Constraint : 62500p
Path slack       : 57745p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      3556
-----------------------------------   ----- 
End-of-path arrival time (ps)         10020
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin   LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin   LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout  LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin   LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout  LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin           ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout          ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin   LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout  LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
blink_counter_14__i9_LC_3_24_1/carryin   LogicCell40_SEQ_MODE_1000      0              9451  54375  RISE       1
blink_counter_14__i9_LC_3_24_1/carryout  LogicCell40_SEQ_MODE_1000    186              9638  54375  RISE       2
I__95/I                                  InMux                          0              9638  57745  RISE       1
I__95/O                                  InMux                        382             10020  57745  RISE       1
blink_counter_14__i10_LC_3_24_2/in3      LogicCell40_SEQ_MODE_1000      0             10020  57745  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i9_LC_3_24_1/in3
Capture Clock    : blink_counter_14__i9_LC_3_24_1/clk
Setup Constraint : 62500p
Path slack       : 57931p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3370
-----------------------------------   ---- 
End-of-path arrival time (ps)         9834
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin   LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin   LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout  LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin   LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout  LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin           ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout          ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
blink_counter_14__i8_LC_3_24_0/carryin   LogicCell40_SEQ_MODE_1000      0              9265  54375  RISE       1
blink_counter_14__i8_LC_3_24_0/carryout  LogicCell40_SEQ_MODE_1000    186              9451  54375  RISE       2
I__99/I                                  InMux                          0              9451  57931  RISE       1
I__99/O                                  InMux                        382              9834  57931  RISE       1
blink_counter_14__i9_LC_3_24_1/in3       LogicCell40_SEQ_MODE_1000      0              9834  57931  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i8_LC_3_24_0/in3
Capture Clock    : blink_counter_14__i8_LC_3_24_0/clk
Setup Constraint : 62500p
Path slack       : 58117p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     3184
-----------------------------------   ---- 
End-of-path arrival time (ps)         9648
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin   LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin   LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout  LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
blink_counter_14__i7_LC_3_23_7/carryin   LogicCell40_SEQ_MODE_1000      0              8790  54375  RISE       1
blink_counter_14__i7_LC_3_23_7/carryout  LogicCell40_SEQ_MODE_1000    186              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitin           ICE_CARRY_IN_MUX               0              8976  54375  RISE       1
IN_MUX_bfv_3_24_0_/carryinitout          ICE_CARRY_IN_MUX             289              9265  54375  RISE       2
I__103/I                                 InMux                          0              9265  58117  RISE       1
I__103/O                                 InMux                        382              9648  58117  RISE       1
blink_counter_14__i8_LC_3_24_0/in3       LogicCell40_SEQ_MODE_1000      0              9648  58117  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i7_LC_3_23_7/in3
Capture Clock    : blink_counter_14__i7_LC_3_23_7/clk
Setup Constraint : 62500p
Path slack       : 58593p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2708
-----------------------------------   ---- 
End-of-path arrival time (ps)         9172
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin   LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
blink_counter_14__i6_LC_3_23_6/carryin   LogicCell40_SEQ_MODE_1000      0              8604  54375  RISE       1
blink_counter_14__i6_LC_3_23_6/carryout  LogicCell40_SEQ_MODE_1000    186              8790  54375  RISE       2
I__107/I                                 InMux                          0              8790  58593  RISE       1
I__107/O                                 InMux                        382              9172  58593  RISE       1
blink_counter_14__i7_LC_3_23_7/in3       LogicCell40_SEQ_MODE_1000      0              9172  58593  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i6_LC_3_23_6/in3
Capture Clock    : blink_counter_14__i6_LC_3_23_6/clk
Setup Constraint : 62500p
Path slack       : 58779p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2522
-----------------------------------   ---- 
End-of-path arrival time (ps)         8986
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
blink_counter_14__i5_LC_3_23_5/carryin   LogicCell40_SEQ_MODE_1000      0              8418  54375  RISE       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    186              8604  54375  RISE       2
I__111/I                                 InMux                          0              8604  58779  RISE       1
I__111/O                                 InMux                        382              8986  58779  RISE       1
blink_counter_14__i6_LC_3_23_6/in3       LogicCell40_SEQ_MODE_1000      0              8986  58779  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i5_LC_3_23_5/in3
Capture Clock    : blink_counter_14__i5_LC_3_23_5/clk
Setup Constraint : 62500p
Path slack       : 58965p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2336
-----------------------------------   ---- 
End-of-path arrival time (ps)         8800
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
blink_counter_14__i4_LC_3_23_4/carryin   LogicCell40_SEQ_MODE_1000      0              8232  54375  RISE       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    186              8418  54375  RISE       2
I__47/I                                  InMux                          0              8418  58965  RISE       1
I__47/O                                  InMux                        382              8800  58965  RISE       1
blink_counter_14__i5_LC_3_23_5/in3       LogicCell40_SEQ_MODE_1000      0              8800  58965  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i4_LC_3_23_4/in3
Capture Clock    : blink_counter_14__i4_LC_3_23_4/clk
Setup Constraint : 62500p
Path slack       : 59151p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     2150
-----------------------------------   ---- 
End-of-path arrival time (ps)         8614
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
blink_counter_14__i3_LC_3_23_3/carryin   LogicCell40_SEQ_MODE_1000      0              8046  54375  RISE       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    186              8232  54375  RISE       2
I__51/I                                  InMux                          0              8232  59151  RISE       1
I__51/O                                  InMux                        382              8614  59151  RISE       1
blink_counter_14__i4_LC_3_23_4/in3       LogicCell40_SEQ_MODE_1000      0              8614  59151  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i3_LC_3_23_3/in3
Capture Clock    : blink_counter_14__i3_LC_3_23_3/clk
Setup Constraint : 62500p
Path slack       : 59337p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1964
-----------------------------------   ---- 
End-of-path arrival time (ps)         8428
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
blink_counter_14__i2_LC_3_23_2/carryin   LogicCell40_SEQ_MODE_1000      0              7860  54375  RISE       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    186              8046  54375  RISE       2
I__55/I                                  InMux                          0              8046  59337  RISE       1
I__55/O                                  InMux                        382              8428  59337  RISE       1
blink_counter_14__i3_LC_3_23_3/in3       LogicCell40_SEQ_MODE_1000      0              8428  59337  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i2_LC_3_23_2/in3
Capture Clock    : blink_counter_14__i2_LC_3_23_2/clk
Setup Constraint : 62500p
Path slack       : 59523p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1778
-----------------------------------   ---- 
End-of-path arrival time (ps)         8242
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
blink_counter_14__i1_LC_3_23_1/carryin   LogicCell40_SEQ_MODE_1000      0              7673  54375  RISE       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    186              7860  54375  RISE       2
I__59/I                                  InMux                          0              7860  59523  RISE       1
I__59/O                                  InMux                        382              8242  59523  RISE       1
blink_counter_14__i2_LC_3_23_2/in3       LogicCell40_SEQ_MODE_1000      0              8242  59523  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i1_LC_3_23_1/in3
Capture Clock    : blink_counter_14__i1_LC_3_23_1/clk
Setup Constraint : 62500p
Path slack       : 59709p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -403
------------------------------------   ----- 
End-of-path required time (ps)         67765

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1592
-----------------------------------   ---- 
End-of-path arrival time (ps)         8056
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                                  LocalMux                       0              6464  54375  RISE       1
I__68/O                                  LocalMux                     486              6950  54375  RISE       1
I__69/I                                  InMux                          0              6950  54375  RISE       1
I__69/O                                  InMux                        382              7332  54375  RISE       1
I__70/I                                  CascadeMux                     0              7332  54375  RISE       1
I__70/O                                  CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    341              7673  54375  RISE       2
I__63/I                                  InMux                          0              7673  59709  RISE       1
I__63/O                                  InMux                        382              8056  59709  RISE       1
blink_counter_14__i1_LC_3_23_1/in3       LogicCell40_SEQ_MODE_1000      0              8056  59709  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i25_LC_3_26_1/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in1
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i25_LC_3_26_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  60247  RISE       2
I__146/I                               LocalMux                       0              6464  60247  RISE       1
I__146/O                               LocalMux                     486              6950  60247  RISE       1
I__148/I                               InMux                          0              6950  60247  RISE       1
I__148/O                               InMux                        382              7332  60247  RISE       1
blink_counter_14__i25_LC_3_26_1/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i24_LC_3_26_0/lcout
Path End         : blink_counter_14__i24_LC_3_26_0/in1
Capture Clock    : blink_counter_14__i24_LC_3_26_0/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i24_LC_3_26_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59668  RISE       3
I__171/I                               LocalMux                       0              6464  59668  RISE       1
I__171/O                               LocalMux                     486              6950  59668  RISE       1
I__173/I                               InMux                          0              6950  59668  RISE       1
I__173/O                               InMux                        382              7332  59668  RISE       1
blink_counter_14__i24_LC_3_26_0/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i23_LC_3_25_7/lcout
Path End         : blink_counter_14__i23_LC_3_25_7/in1
Capture Clock    : blink_counter_14__i23_LC_3_25_7/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i23_LC_3_25_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59192  RISE       3
I__165/I                               LocalMux                       0              6464  59192  RISE       1
I__165/O                               LocalMux                     486              6950  59192  RISE       1
I__167/I                               InMux                          0              6950  59192  RISE       1
I__167/O                               InMux                        382              7332  59192  RISE       1
blink_counter_14__i23_LC_3_25_7/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i22_LC_3_25_6/lcout
Path End         : blink_counter_14__i22_LC_3_25_6/in1
Capture Clock    : blink_counter_14__i22_LC_3_25_6/clk
Setup Constraint : 62500p
Path slack       : 60247p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -589
------------------------------------   ----- 
End-of-path required time (ps)         67579

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i22_LC_3_25_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  59006  RISE       3
I__159/I                               LocalMux                       0              6464  59006  RISE       1
I__159/O                               LocalMux                     486              6950  59006  RISE       1
I__161/I                               InMux                          0              6950  59006  RISE       1
I__161/O                               InMux                        382              7332  59006  RISE       1
blink_counter_14__i22_LC_3_25_6/in1    LogicCell40_SEQ_MODE_1000      0              7332  60247  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i21_LC_3_25_5/lcout
Path End         : blink_counter_14__i21_LC_3_25_5/in2
Capture Clock    : blink_counter_14__i21_LC_3_25_5/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i21_LC_3_25_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58861  RISE       3
I__153/I                               LocalMux                       0              6464  58861  RISE       1
I__153/O                               LocalMux                     486              6950  58861  RISE       1
I__155/I                               InMux                          0              6950  58861  RISE       1
I__155/O                               InMux                        382              7332  58861  RISE       1
I__158/I                               CascadeMux                     0              7332  58861  RISE       1
I__158/O                               CascadeMux                     0              7332  58861  RISE       1
blink_counter_14__i21_LC_3_25_5/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i20_LC_3_25_4/lcout
Path End         : blink_counter_14__i20_LC_3_25_4/in2
Capture Clock    : blink_counter_14__i20_LC_3_25_4/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i20_LC_3_25_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58675  RISE       1
I__118/I                               LocalMux                       0              6464  58675  RISE       1
I__118/O                               LocalMux                     486              6950  58675  RISE       1
I__119/I                               InMux                          0              6950  58675  RISE       1
I__119/O                               InMux                        382              7332  58675  RISE       1
I__120/I                               CascadeMux                     0              7332  58675  RISE       1
I__120/O                               CascadeMux                     0              7332  58675  RISE       1
blink_counter_14__i20_LC_3_25_4/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i19_LC_3_25_3/lcout
Path End         : blink_counter_14__i19_LC_3_25_3/in2
Capture Clock    : blink_counter_14__i19_LC_3_25_3/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i19_LC_3_25_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58489  RISE       1
I__122/I                               LocalMux                       0              6464  58489  RISE       1
I__122/O                               LocalMux                     486              6950  58489  RISE       1
I__123/I                               InMux                          0              6950  58489  RISE       1
I__123/O                               InMux                        382              7332  58489  RISE       1
I__124/I                               CascadeMux                     0              7332  58489  RISE       1
I__124/O                               CascadeMux                     0              7332  58489  RISE       1
blink_counter_14__i19_LC_3_25_3/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i18_LC_3_25_2/lcout
Path End         : blink_counter_14__i18_LC_3_25_2/in2
Capture Clock    : blink_counter_14__i18_LC_3_25_2/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i18_LC_3_25_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58303  RISE       1
I__126/I                               LocalMux                       0              6464  58303  RISE       1
I__126/O                               LocalMux                     486              6950  58303  RISE       1
I__127/I                               InMux                          0              6950  58303  RISE       1
I__127/O                               InMux                        382              7332  58303  RISE       1
I__128/I                               CascadeMux                     0              7332  58303  RISE       1
I__128/O                               CascadeMux                     0              7332  58303  RISE       1
blink_counter_14__i18_LC_3_25_2/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i17_LC_3_25_1/lcout
Path End         : blink_counter_14__i17_LC_3_25_1/in2
Capture Clock    : blink_counter_14__i17_LC_3_25_1/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i17_LC_3_25_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  58117  RISE       1
I__130/I                               LocalMux                       0              6464  58117  RISE       1
I__130/O                               LocalMux                     486              6950  58117  RISE       1
I__131/I                               InMux                          0              6950  58117  RISE       1
I__131/O                               InMux                        382              7332  58117  RISE       1
I__132/I                               CascadeMux                     0              7332  58117  RISE       1
I__132/O                               CascadeMux                     0              7332  58117  RISE       1
blink_counter_14__i17_LC_3_25_1/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i16_LC_3_25_0/lcout
Path End         : blink_counter_14__i16_LC_3_25_0/in2
Capture Clock    : blink_counter_14__i16_LC_3_25_0/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i16_LC_3_25_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57931  RISE       1
I__134/I                               LocalMux                       0              6464  57931  RISE       1
I__134/O                               LocalMux                     486              6950  57931  RISE       1
I__135/I                               InMux                          0              6950  57931  RISE       1
I__135/O                               InMux                        382              7332  57931  RISE       1
I__136/I                               CascadeMux                     0              7332  57931  RISE       1
I__136/O                               CascadeMux                     0              7332  57931  RISE       1
blink_counter_14__i16_LC_3_25_0/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i15_LC_3_24_7/lcout
Path End         : blink_counter_14__i15_LC_3_24_7/in2
Capture Clock    : blink_counter_14__i15_LC_3_24_7/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i15_LC_3_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57456  RISE       1
I__138/I                               LocalMux                       0              6464  57456  RISE       1
I__138/O                               LocalMux                     486              6950  57456  RISE       1
I__139/I                               InMux                          0              6950  57456  RISE       1
I__139/O                               InMux                        382              7332  57456  RISE       1
I__140/I                               CascadeMux                     0              7332  57456  RISE       1
I__140/O                               CascadeMux                     0              7332  57456  RISE       1
blink_counter_14__i15_LC_3_24_7/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i14_LC_3_24_6/lcout
Path End         : blink_counter_14__i14_LC_3_24_6/in2
Capture Clock    : blink_counter_14__i14_LC_3_24_6/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i14_LC_3_24_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57270  RISE       1
I__80/I                                LocalMux                       0              6464  57270  RISE       1
I__80/O                                LocalMux                     486              6950  57270  RISE       1
I__81/I                                InMux                          0              6950  57270  RISE       1
I__81/O                                InMux                        382              7332  57270  RISE       1
I__82/I                                CascadeMux                     0              7332  57270  RISE       1
I__82/O                                CascadeMux                     0              7332  57270  RISE       1
blink_counter_14__i14_LC_3_24_6/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i13_LC_3_24_5/lcout
Path End         : blink_counter_14__i13_LC_3_24_5/in2
Capture Clock    : blink_counter_14__i13_LC_3_24_5/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i13_LC_3_24_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  57083  RISE       1
I__84/I                                LocalMux                       0              6464  57083  RISE       1
I__84/O                                LocalMux                     486              6950  57083  RISE       1
I__85/I                                InMux                          0              6950  57083  RISE       1
I__85/O                                InMux                        382              7332  57083  RISE       1
I__86/I                                CascadeMux                     0              7332  57083  RISE       1
I__86/O                                CascadeMux                     0              7332  57083  RISE       1
blink_counter_14__i13_LC_3_24_5/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i12_LC_3_24_4/lcout
Path End         : blink_counter_14__i12_LC_3_24_4/in2
Capture Clock    : blink_counter_14__i12_LC_3_24_4/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i12_LC_3_24_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56897  RISE       1
I__88/I                                LocalMux                       0              6464  56897  RISE       1
I__88/O                                LocalMux                     486              6950  56897  RISE       1
I__89/I                                InMux                          0              6950  56897  RISE       1
I__89/O                                InMux                        382              7332  56897  RISE       1
I__90/I                                CascadeMux                     0              7332  56897  RISE       1
I__90/O                                CascadeMux                     0              7332  56897  RISE       1
blink_counter_14__i12_LC_3_24_4/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i11_LC_3_24_3/lcout
Path End         : blink_counter_14__i11_LC_3_24_3/in2
Capture Clock    : blink_counter_14__i11_LC_3_24_3/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i11_LC_3_24_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56711  RISE       1
I__92/I                                LocalMux                       0              6464  56711  RISE       1
I__92/O                                LocalMux                     486              6950  56711  RISE       1
I__93/I                                InMux                          0              6950  56711  RISE       1
I__93/O                                InMux                        382              7332  56711  RISE       1
I__94/I                                CascadeMux                     0              7332  56711  RISE       1
I__94/O                                CascadeMux                     0              7332  56711  RISE       1
blink_counter_14__i11_LC_3_24_3/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i10_LC_3_24_2/lcout
Path End         : blink_counter_14__i10_LC_3_24_2/in2
Capture Clock    : blink_counter_14__i10_LC_3_24_2/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i10_LC_3_24_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56525  RISE       1
I__96/I                                LocalMux                       0              6464  56525  RISE       1
I__96/O                                LocalMux                     486              6950  56525  RISE       1
I__97/I                                InMux                          0              6950  56525  RISE       1
I__97/O                                InMux                        382              7332  56525  RISE       1
I__98/I                                CascadeMux                     0              7332  56525  RISE       1
I__98/O                                CascadeMux                     0              7332  56525  RISE       1
blink_counter_14__i10_LC_3_24_2/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i9_LC_3_24_1/lcout
Path End         : blink_counter_14__i9_LC_3_24_1/in2
Capture Clock    : blink_counter_14__i9_LC_3_24_1/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i9_LC_3_24_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56339  RISE       1
I__100/I                              LocalMux                       0              6464  56339  RISE       1
I__100/O                              LocalMux                     486              6950  56339  RISE       1
I__101/I                              InMux                          0              6950  56339  RISE       1
I__101/O                              InMux                        382              7332  56339  RISE       1
I__102/I                              CascadeMux                     0              7332  56339  RISE       1
I__102/O                              CascadeMux                     0              7332  56339  RISE       1
blink_counter_14__i9_LC_3_24_1/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i8_LC_3_24_0/lcout
Path End         : blink_counter_14__i8_LC_3_24_0/in2
Capture Clock    : blink_counter_14__i8_LC_3_24_0/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i8_LC_3_24_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  56153  RISE       1
I__104/I                              LocalMux                       0              6464  56153  RISE       1
I__104/O                              LocalMux                     486              6950  56153  RISE       1
I__105/I                              InMux                          0              6950  56153  RISE       1
I__105/O                              InMux                        382              7332  56153  RISE       1
I__106/I                              CascadeMux                     0              7332  56153  RISE       1
I__106/O                              CascadeMux                     0              7332  56153  RISE       1
blink_counter_14__i8_LC_3_24_0/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i7_LC_3_23_7/lcout
Path End         : blink_counter_14__i7_LC_3_23_7/in2
Capture Clock    : blink_counter_14__i7_LC_3_23_7/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i7_LC_3_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55678  RISE       1
I__108/I                              LocalMux                       0              6464  55678  RISE       1
I__108/O                              LocalMux                     486              6950  55678  RISE       1
I__109/I                              InMux                          0              6950  55678  RISE       1
I__109/O                              InMux                        382              7332  55678  RISE       1
I__110/I                              CascadeMux                     0              7332  55678  RISE       1
I__110/O                              CascadeMux                     0              7332  55678  RISE       1
blink_counter_14__i7_LC_3_23_7/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i6_LC_3_23_6/lcout
Path End         : blink_counter_14__i6_LC_3_23_6/in2
Capture Clock    : blink_counter_14__i6_LC_3_23_6/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i6_LC_3_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55492  RISE       1
I__112/I                              LocalMux                       0              6464  55492  RISE       1
I__112/O                              LocalMux                     486              6950  55492  RISE       1
I__113/I                              InMux                          0              6950  55492  RISE       1
I__113/O                              InMux                        382              7332  55492  RISE       1
I__114/I                              CascadeMux                     0              7332  55492  RISE       1
I__114/O                              CascadeMux                     0              7332  55492  RISE       1
blink_counter_14__i6_LC_3_23_6/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i5_LC_3_23_5/lcout
Path End         : blink_counter_14__i5_LC_3_23_5/in2
Capture Clock    : blink_counter_14__i5_LC_3_23_5/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i5_LC_3_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55306  RISE       1
I__48/I                               LocalMux                       0              6464  55306  RISE       1
I__48/O                               LocalMux                     486              6950  55306  RISE       1
I__49/I                               InMux                          0              6950  55306  RISE       1
I__49/O                               InMux                        382              7332  55306  RISE       1
I__50/I                               CascadeMux                     0              7332  55306  RISE       1
I__50/O                               CascadeMux                     0              7332  55306  RISE       1
blink_counter_14__i5_LC_3_23_5/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i4_LC_3_23_4/lcout
Path End         : blink_counter_14__i4_LC_3_23_4/in2
Capture Clock    : blink_counter_14__i4_LC_3_23_4/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i4_LC_3_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464  55119  RISE       1
I__52/I                               LocalMux                       0              6464  55119  RISE       1
I__52/O                               LocalMux                     486              6950  55119  RISE       1
I__53/I                               InMux                          0              6950  55119  RISE       1
I__53/O                               InMux                        382              7332  55119  RISE       1
I__54/I                               CascadeMux                     0              7332  55119  RISE       1
I__54/O                               CascadeMux                     0              7332  55119  RISE       1
blink_counter_14__i4_LC_3_23_4/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i3_LC_3_23_3/lcout
Path End         : blink_counter_14__i3_LC_3_23_3/in2
Capture Clock    : blink_counter_14__i3_LC_3_23_3/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i3_LC_3_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54933  RISE       1
I__56/I                               LocalMux                       0              6464  54933  RISE       1
I__56/O                               LocalMux                     486              6950  54933  RISE       1
I__57/I                               InMux                          0              6950  54933  RISE       1
I__57/O                               InMux                        382              7332  54933  RISE       1
I__58/I                               CascadeMux                     0              7332  54933  RISE       1
I__58/O                               CascadeMux                     0              7332  54933  RISE       1
blink_counter_14__i3_LC_3_23_3/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i2_LC_3_23_2/lcout
Path End         : blink_counter_14__i2_LC_3_23_2/in2
Capture Clock    : blink_counter_14__i2_LC_3_23_2/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i2_LC_3_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54747  RISE       1
I__60/I                               LocalMux                       0              6464  54747  RISE       1
I__60/O                               LocalMux                     486              6950  54747  RISE       1
I__61/I                               InMux                          0              6950  54747  RISE       1
I__61/O                               InMux                        382              7332  54747  RISE       1
I__62/I                               CascadeMux                     0              7332  54747  RISE       1
I__62/O                               CascadeMux                     0              7332  54747  RISE       1
blink_counter_14__i2_LC_3_23_2/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i1_LC_3_23_1/lcout
Path End         : blink_counter_14__i1_LC_3_23_1/in2
Capture Clock    : blink_counter_14__i1_LC_3_23_1/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i1_LC_3_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54561  RISE       1
I__64/I                               LocalMux                       0              6464  54561  RISE       1
I__64/O                               LocalMux                     486              6950  54561  RISE       1
I__65/I                               InMux                          0              6950  54561  RISE       1
I__65/O                               InMux                        382              7332  54561  RISE       1
I__66/I                               CascadeMux                     0              7332  54561  RISE       1
I__66/O                               CascadeMux                     0              7332  54561  RISE       1
blink_counter_14__i1_LC_3_23_1/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i0_LC_3_23_0/in2
Capture Clock    : blink_counter_14__i0_LC_3_23_0/clk
Setup Constraint : 62500p
Path slack       : 60288p

Capture Clock Arrival Time (CLK:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -548
------------------------------------   ----- 
End-of-path required time (ps)         67620

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         7332
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464  54375  RISE       1
I__68/I                               LocalMux                       0              6464  54375  RISE       1
I__68/O                               LocalMux                     486              6950  54375  RISE       1
I__69/I                               InMux                          0              6950  54375  RISE       1
I__69/O                               InMux                        382              7332  54375  RISE       1
I__70/I                               CascadeMux                     0              7332  54375  RISE       1
I__70/O                               CascadeMux                     0              7332  54375  RISE       1
blink_counter_14__i0_LC_3_23_0/in2    LogicCell40_SEQ_MODE_1000      0              7332  60288  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PIN_13:in
Path End         : PIN_18_pad_preio/DOUT0(oversampler_9)
Capture Clock    : PIN_18_pad_preio/OUTPUTCLK
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (CLK:R#1)    +INF
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                            -103
------------------------------------   ----- 
End-of-path required time (ps)          +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6115
---------------------------------------   ---- 
End-of-path arrival time (ps)             6115
 
Data path
pin name                                model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
PIN_13:in                               TinyFPGA_B                  0                 0   +INF  RISE       1
differential_input_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
differential_input_iopad/DOUT           IO_PAD                    760               760   +INF  RISE       1
differential_input_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               760   +INF  RISE       1
differential_input_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1442   +INF  FALL       1
I__71/I                                 Odrv12                      0              1442   +INF  FALL       1
I__71/O                                 Odrv12                    796              2238   +INF  FALL       1
I__72/I                                 Span12Mux_h                 0              2238   +INF  FALL       1
I__72/O                                 Span12Mux_h               796              3034   +INF  FALL       1
I__73/I                                 Span12Mux_h                 0              3034   +INF  FALL       1
I__73/O                                 Span12Mux_h               796              3830   +INF  FALL       1
I__74/I                                 Sp12to4                     0              3830   +INF  FALL       1
I__74/O                                 Sp12to4                   662              4492   +INF  FALL       1
I__75/I                                 Span4Mux_s2_v               0              4492   +INF  FALL       1
I__75/O                                 Span4Mux_s2_v             372              4864   +INF  FALL       1
I__76/I                                 IoSpan4Mux                  0              4864   +INF  FALL       1
I__76/O                                 IoSpan4Mux                475              5339   +INF  FALL       1
I__77/I                                 LocalMux                    0              5339   +INF  FALL       1
I__77/O                                 LocalMux                  455              5794   +INF  FALL       1
I__78/I                                 IoInMux                     0              5794   +INF  FALL       1
I__78/O                                 IoInMux                   320              6115   +INF  FALL       1
PIN_18_pad_preio/DOUT0(oversampler_9)   PRE_IO_PIN_TYPE_010101      0              6115   +INF  FALL       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__41/I                              Odrv4                       0              1420  RISE       1
I__41/O                              Odrv4                     517              1936  RISE       1
I__42/I                              IoSpan4Mux                  0              1936  RISE       1
I__42/O                              IoSpan4Mux                424              2360  RISE       1
I__43/I                              IoSpan4Mux                  0              2360  RISE       1
I__43/O                              IoSpan4Mux                424              2784  RISE       1
I__44/I                              IoSpan4Mux                  0              2784  RISE       1
I__44/O                              IoSpan4Mux                424              3208  RISE       1
I__45/I                              LocalMux                    0              3208  RISE       1
I__45/O                              LocalMux                  486              3694  RISE       1
I__46/I                              IoInMux                     0              3694  RISE       1
I__46/O                              IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      27
I__176/I                             gio2CtrlBuf                 0              4986  RISE       1
I__176/O                             gio2CtrlBuf                 0              4986  RISE       1
I__177/I                             GlobalMux                   0              4986  RISE       1
I__177/O                             GlobalMux                 227              5213  RISE       1
I__182/I                             ClkMux                      0              5213  RISE       1
I__182/O                             ClkMux                    455              5668  RISE       1
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i25_LC_3_26_1/lcout
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      9228
-----------------------------------   ----- 
End-of-path arrival time (ps)         15692
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i25_LC_3_26_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__147/I                               LocalMux                       0              6464   +INF  RISE       1
I__147/O                               LocalMux                     486              6950   +INF  RISE       1
I__149/I                               InMux                          0              6950   +INF  RISE       1
I__149/O                               InMux                        382              7332   +INF  RISE       1
i56_3_lut_LC_4_25_2/in3                LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i56_3_lut_LC_4_25_2/lcout              LogicCell40_SEQ_MODE_0000    424              7756   +INF  FALL       1
I__141/I                               Odrv4                          0              7756   +INF  FALL       1
I__141/O                               Odrv4                        548              8304   +INF  FALL       1
I__142/I                               Span4Mux_v                     0              8304   +INF  FALL       1
I__142/O                               Span4Mux_v                   548              8852   +INF  FALL       1
I__143/I                               Span4Mux_s0_v                  0              8852   +INF  FALL       1
I__143/O                               Span4Mux_s0_v                279              9131   +INF  FALL       1
I__144/I                               LocalMux                       0              9131   +INF  FALL       1
I__144/O                               LocalMux                     455              9586   +INF  FALL       1
I__145/I                               IoInMux                        0              9586   +INF  FALL       1
I__145/O                               IoInMux                      320              9906   +INF  FALL       1
LED_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9906   +INF  FALL       1
LED_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      3297             13204   +INF  FALL       1
LED_pad_iopad/DIN                      IO_PAD                         0             13204   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out           IO_PAD                      2488             15692   +INF  FALL       1
LED                                    TinyFPGA_B                     0             15692   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PIN_18_pad_preio/PADOUT(oversampler_9)
Path End         : PIN_18
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           165
+ Data Path Delay                     2314
-----------------------------------   ---- 
End-of-path arrival time (ps)         8148
 
Launch Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__41/I                              Odrv4                       0              1420  RISE       1
I__41/O                              Odrv4                     517              1936  RISE       1
I__42/I                              IoSpan4Mux                  0              1936  RISE       1
I__42/O                              IoSpan4Mux                424              2360  RISE       1
I__43/I                              IoSpan4Mux                  0              2360  RISE       1
I__43/O                              IoSpan4Mux                424              2784  RISE       1
I__44/I                              IoSpan4Mux                  0              2784  RISE       1
I__44/O                              IoSpan4Mux                424              3208  RISE       1
I__45/I                              LocalMux                    0              3208  RISE       1
I__45/O                              LocalMux                  486              3694  RISE       1
I__46/I                              IoInMux                     0              3694  RISE       1
I__46/O                              IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      27
I__176/I                             gio2CtrlBuf                 0              4986  RISE       1
I__176/O                             gio2CtrlBuf                 0              4986  RISE       1
I__177/I                             GlobalMux                   0              4986  RISE       1
I__177/O                             GlobalMux                 227              5213  RISE       1
I__182/I                             ClkMux                      0              5213  RISE       1
I__182/O                             ClkMux                    455              5668  RISE       1
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101      0              5668  RISE       1

Data path
pin name                                model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
PIN_18_pad_preio/PADOUT(oversampler_9)  PRE_IO_PIN_TYPE_010101    165              5834   +INF  RISE       1
PIN_18_pad_iopad/DIN                    IO_PAD                      0              5834   +INF  RISE       1
PIN_18_pad_iopad/PACKAGEPIN:out         IO_PAD                   2314              8148   +INF  RISE       1
PIN_18                                  TinyFPGA_B                  0              8148   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i25_LC_3_26_1/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in1
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i25_LC_3_26_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       2
I__146/I                               LocalMux                       0              6464   1571  FALL       1
I__146/O                               LocalMux                     455              6919   1571  FALL       1
I__148/I                               InMux                          0              6919   1571  FALL       1
I__148/O                               InMux                        320              7239   1571  FALL       1
blink_counter_14__i25_LC_3_26_1/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i24_LC_3_26_0/lcout
Path End         : blink_counter_14__i24_LC_3_26_0/in1
Capture Clock    : blink_counter_14__i24_LC_3_26_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i24_LC_3_26_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__171/I                               LocalMux                       0              6464   1571  FALL       1
I__171/O                               LocalMux                     455              6919   1571  FALL       1
I__173/I                               InMux                          0              6919   1571  FALL       1
I__173/O                               InMux                        320              7239   1571  FALL       1
blink_counter_14__i24_LC_3_26_0/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i23_LC_3_25_7/lcout
Path End         : blink_counter_14__i23_LC_3_25_7/in1
Capture Clock    : blink_counter_14__i23_LC_3_25_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i23_LC_3_25_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__165/I                               LocalMux                       0              6464   1571  FALL       1
I__165/O                               LocalMux                     455              6919   1571  FALL       1
I__167/I                               InMux                          0              6919   1571  FALL       1
I__167/O                               InMux                        320              7239   1571  FALL       1
blink_counter_14__i23_LC_3_25_7/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i22_LC_3_25_6/lcout
Path End         : blink_counter_14__i22_LC_3_25_6/in1
Capture Clock    : blink_counter_14__i22_LC_3_25_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i22_LC_3_25_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__159/I                               LocalMux                       0              6464   1571  FALL       1
I__159/O                               LocalMux                     455              6919   1571  FALL       1
I__161/I                               InMux                          0              6919   1571  FALL       1
I__161/O                               InMux                        320              7239   1571  FALL       1
blink_counter_14__i22_LC_3_25_6/in1    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i21_LC_3_25_5/lcout
Path End         : blink_counter_14__i21_LC_3_25_5/in2
Capture Clock    : blink_counter_14__i21_LC_3_25_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i21_LC_3_25_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__153/I                               LocalMux                       0              6464   1571  FALL       1
I__153/O                               LocalMux                     455              6919   1571  FALL       1
I__155/I                               InMux                          0              6919   1571  FALL       1
I__155/O                               InMux                        320              7239   1571  FALL       1
I__158/I                               CascadeMux                     0              7239   1571  FALL       1
I__158/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i21_LC_3_25_5/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i20_LC_3_25_4/lcout
Path End         : blink_counter_14__i20_LC_3_25_4/in2
Capture Clock    : blink_counter_14__i20_LC_3_25_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i20_LC_3_25_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__118/I                               LocalMux                       0              6464   1571  FALL       1
I__118/O                               LocalMux                     455              6919   1571  FALL       1
I__119/I                               InMux                          0              6919   1571  FALL       1
I__119/O                               InMux                        320              7239   1571  FALL       1
I__120/I                               CascadeMux                     0              7239   1571  FALL       1
I__120/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i20_LC_3_25_4/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i19_LC_3_25_3/lcout
Path End         : blink_counter_14__i19_LC_3_25_3/in2
Capture Clock    : blink_counter_14__i19_LC_3_25_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i19_LC_3_25_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__122/I                               LocalMux                       0              6464   1571  FALL       1
I__122/O                               LocalMux                     455              6919   1571  FALL       1
I__123/I                               InMux                          0              6919   1571  FALL       1
I__123/O                               InMux                        320              7239   1571  FALL       1
I__124/I                               CascadeMux                     0              7239   1571  FALL       1
I__124/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i19_LC_3_25_3/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i18_LC_3_25_2/lcout
Path End         : blink_counter_14__i18_LC_3_25_2/in2
Capture Clock    : blink_counter_14__i18_LC_3_25_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i18_LC_3_25_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__126/I                               LocalMux                       0              6464   1571  FALL       1
I__126/O                               LocalMux                     455              6919   1571  FALL       1
I__127/I                               InMux                          0              6919   1571  FALL       1
I__127/O                               InMux                        320              7239   1571  FALL       1
I__128/I                               CascadeMux                     0              7239   1571  FALL       1
I__128/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i18_LC_3_25_2/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i17_LC_3_25_1/lcout
Path End         : blink_counter_14__i17_LC_3_25_1/in2
Capture Clock    : blink_counter_14__i17_LC_3_25_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i17_LC_3_25_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__130/I                               LocalMux                       0              6464   1571  FALL       1
I__130/O                               LocalMux                     455              6919   1571  FALL       1
I__131/I                               InMux                          0              6919   1571  FALL       1
I__131/O                               InMux                        320              7239   1571  FALL       1
I__132/I                               CascadeMux                     0              7239   1571  FALL       1
I__132/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i17_LC_3_25_1/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i16_LC_3_25_0/lcout
Path End         : blink_counter_14__i16_LC_3_25_0/in2
Capture Clock    : blink_counter_14__i16_LC_3_25_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i16_LC_3_25_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__134/I                               LocalMux                       0              6464   1571  FALL       1
I__134/O                               LocalMux                     455              6919   1571  FALL       1
I__135/I                               InMux                          0              6919   1571  FALL       1
I__135/O                               InMux                        320              7239   1571  FALL       1
I__136/I                               CascadeMux                     0              7239   1571  FALL       1
I__136/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i16_LC_3_25_0/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i15_LC_3_24_7/lcout
Path End         : blink_counter_14__i15_LC_3_24_7/in2
Capture Clock    : blink_counter_14__i15_LC_3_24_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i15_LC_3_24_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__138/I                               LocalMux                       0              6464   1571  FALL       1
I__138/O                               LocalMux                     455              6919   1571  FALL       1
I__139/I                               InMux                          0              6919   1571  FALL       1
I__139/O                               InMux                        320              7239   1571  FALL       1
I__140/I                               CascadeMux                     0              7239   1571  FALL       1
I__140/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i15_LC_3_24_7/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i14_LC_3_24_6/lcout
Path End         : blink_counter_14__i14_LC_3_24_6/in2
Capture Clock    : blink_counter_14__i14_LC_3_24_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i14_LC_3_24_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__80/I                                LocalMux                       0              6464   1571  FALL       1
I__80/O                                LocalMux                     455              6919   1571  FALL       1
I__81/I                                InMux                          0              6919   1571  FALL       1
I__81/O                                InMux                        320              7239   1571  FALL       1
I__82/I                                CascadeMux                     0              7239   1571  FALL       1
I__82/O                                CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i14_LC_3_24_6/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i13_LC_3_24_5/lcout
Path End         : blink_counter_14__i13_LC_3_24_5/in2
Capture Clock    : blink_counter_14__i13_LC_3_24_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i13_LC_3_24_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__84/I                                LocalMux                       0              6464   1571  FALL       1
I__84/O                                LocalMux                     455              6919   1571  FALL       1
I__85/I                                InMux                          0              6919   1571  FALL       1
I__85/O                                InMux                        320              7239   1571  FALL       1
I__86/I                                CascadeMux                     0              7239   1571  FALL       1
I__86/O                                CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i13_LC_3_24_5/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i12_LC_3_24_4/lcout
Path End         : blink_counter_14__i12_LC_3_24_4/in2
Capture Clock    : blink_counter_14__i12_LC_3_24_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i12_LC_3_24_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__88/I                                LocalMux                       0              6464   1571  FALL       1
I__88/O                                LocalMux                     455              6919   1571  FALL       1
I__89/I                                InMux                          0              6919   1571  FALL       1
I__89/O                                InMux                        320              7239   1571  FALL       1
I__90/I                                CascadeMux                     0              7239   1571  FALL       1
I__90/O                                CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i12_LC_3_24_4/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i11_LC_3_24_3/lcout
Path End         : blink_counter_14__i11_LC_3_24_3/in2
Capture Clock    : blink_counter_14__i11_LC_3_24_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i11_LC_3_24_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__92/I                                LocalMux                       0              6464   1571  FALL       1
I__92/O                                LocalMux                     455              6919   1571  FALL       1
I__93/I                                InMux                          0              6919   1571  FALL       1
I__93/O                                InMux                        320              7239   1571  FALL       1
I__94/I                                CascadeMux                     0              7239   1571  FALL       1
I__94/O                                CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i11_LC_3_24_3/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i10_LC_3_24_2/lcout
Path End         : blink_counter_14__i10_LC_3_24_2/in2
Capture Clock    : blink_counter_14__i10_LC_3_24_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i10_LC_3_24_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__96/I                                LocalMux                       0              6464   1571  FALL       1
I__96/O                                LocalMux                     455              6919   1571  FALL       1
I__97/I                                InMux                          0              6919   1571  FALL       1
I__97/O                                InMux                        320              7239   1571  FALL       1
I__98/I                                CascadeMux                     0              7239   1571  FALL       1
I__98/O                                CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i10_LC_3_24_2/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i9_LC_3_24_1/lcout
Path End         : blink_counter_14__i9_LC_3_24_1/in2
Capture Clock    : blink_counter_14__i9_LC_3_24_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i9_LC_3_24_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__100/I                              LocalMux                       0              6464   1571  FALL       1
I__100/O                              LocalMux                     455              6919   1571  FALL       1
I__101/I                              InMux                          0              6919   1571  FALL       1
I__101/O                              InMux                        320              7239   1571  FALL       1
I__102/I                              CascadeMux                     0              7239   1571  FALL       1
I__102/O                              CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i9_LC_3_24_1/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i8_LC_3_24_0/lcout
Path End         : blink_counter_14__i8_LC_3_24_0/in2
Capture Clock    : blink_counter_14__i8_LC_3_24_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i8_LC_3_24_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__104/I                              LocalMux                       0              6464   1571  FALL       1
I__104/O                              LocalMux                     455              6919   1571  FALL       1
I__105/I                              InMux                          0              6919   1571  FALL       1
I__105/O                              InMux                        320              7239   1571  FALL       1
I__106/I                              CascadeMux                     0              7239   1571  FALL       1
I__106/O                              CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i8_LC_3_24_0/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i7_LC_3_23_7/lcout
Path End         : blink_counter_14__i7_LC_3_23_7/in2
Capture Clock    : blink_counter_14__i7_LC_3_23_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i7_LC_3_23_7/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__108/I                              LocalMux                       0              6464   1571  FALL       1
I__108/O                              LocalMux                     455              6919   1571  FALL       1
I__109/I                              InMux                          0              6919   1571  FALL       1
I__109/O                              InMux                        320              7239   1571  FALL       1
I__110/I                              CascadeMux                     0              7239   1571  FALL       1
I__110/O                              CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i7_LC_3_23_7/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i6_LC_3_23_6/lcout
Path End         : blink_counter_14__i6_LC_3_23_6/in2
Capture Clock    : blink_counter_14__i6_LC_3_23_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i6_LC_3_23_6/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__112/I                              LocalMux                       0              6464   1571  FALL       1
I__112/O                              LocalMux                     455              6919   1571  FALL       1
I__113/I                              InMux                          0              6919   1571  FALL       1
I__113/O                              InMux                        320              7239   1571  FALL       1
I__114/I                              CascadeMux                     0              7239   1571  FALL       1
I__114/O                              CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i6_LC_3_23_6/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i5_LC_3_23_5/lcout
Path End         : blink_counter_14__i5_LC_3_23_5/in2
Capture Clock    : blink_counter_14__i5_LC_3_23_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i5_LC_3_23_5/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__48/I                               LocalMux                       0              6464   1571  FALL       1
I__48/O                               LocalMux                     455              6919   1571  FALL       1
I__49/I                               InMux                          0              6919   1571  FALL       1
I__49/O                               InMux                        320              7239   1571  FALL       1
I__50/I                               CascadeMux                     0              7239   1571  FALL       1
I__50/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i5_LC_3_23_5/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i4_LC_3_23_4/lcout
Path End         : blink_counter_14__i4_LC_3_23_4/in2
Capture Clock    : blink_counter_14__i4_LC_3_23_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i4_LC_3_23_4/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__52/I                               LocalMux                       0              6464   1571  FALL       1
I__52/O                               LocalMux                     455              6919   1571  FALL       1
I__53/I                               InMux                          0              6919   1571  FALL       1
I__53/O                               InMux                        320              7239   1571  FALL       1
I__54/I                               CascadeMux                     0              7239   1571  FALL       1
I__54/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i4_LC_3_23_4/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i3_LC_3_23_3/lcout
Path End         : blink_counter_14__i3_LC_3_23_3/in2
Capture Clock    : blink_counter_14__i3_LC_3_23_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i3_LC_3_23_3/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__56/I                               LocalMux                       0              6464   1571  FALL       1
I__56/O                               LocalMux                     455              6919   1571  FALL       1
I__57/I                               InMux                          0              6919   1571  FALL       1
I__57/O                               InMux                        320              7239   1571  FALL       1
I__58/I                               CascadeMux                     0              7239   1571  FALL       1
I__58/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i3_LC_3_23_3/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i2_LC_3_23_2/lcout
Path End         : blink_counter_14__i2_LC_3_23_2/in2
Capture Clock    : blink_counter_14__i2_LC_3_23_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i2_LC_3_23_2/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__60/I                               LocalMux                       0              6464   1571  FALL       1
I__60/O                               LocalMux                     455              6919   1571  FALL       1
I__61/I                               InMux                          0              6919   1571  FALL       1
I__61/O                               InMux                        320              7239   1571  FALL       1
I__62/I                               CascadeMux                     0              7239   1571  FALL       1
I__62/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i2_LC_3_23_2/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i1_LC_3_23_1/lcout
Path End         : blink_counter_14__i1_LC_3_23_1/in2
Capture Clock    : blink_counter_14__i1_LC_3_23_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i1_LC_3_23_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__64/I                               LocalMux                       0              6464   1571  FALL       1
I__64/O                               LocalMux                     455              6919   1571  FALL       1
I__65/I                               InMux                          0              6919   1571  FALL       1
I__65/O                               InMux                        320              7239   1571  FALL       1
I__66/I                               CascadeMux                     0              7239   1571  FALL       1
I__66/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i1_LC_3_23_1/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i0_LC_3_23_0/in2
Capture Clock    : blink_counter_14__i0_LC_3_23_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                      775
-----------------------------------   ---- 
End-of-path arrival time (ps)         7239
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout  LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__68/I                               LocalMux                       0              6464   1571  FALL       1
I__68/O                               LocalMux                     455              6919   1571  FALL       1
I__69/I                               InMux                          0              6919   1571  FALL       1
I__69/O                               InMux                        320              7239   1571  FALL       1
I__70/I                               CascadeMux                     0              7239   1571  FALL       1
I__70/O                               CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i0_LC_3_23_0/in2    LogicCell40_SEQ_MODE_1000      0              7239   1571  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i21_LC_3_25_5/lcout
Path End         : blink_counter_14__i22_LC_3_25_6/in3
Capture Clock    : blink_counter_14__i22_LC_3_25_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i21_LC_3_25_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__153/I                                  LocalMux                       0              6464   1571  FALL       1
I__153/O                                  LocalMux                     455              6919   1571  FALL       1
I__155/I                                  InMux                          0              6919   1571  FALL       1
I__155/O                                  InMux                        320              7239   1571  FALL       1
I__158/I                                  CascadeMux                     0              7239   1571  FALL       1
I__158/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i21_LC_3_25_5/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__115/I                                  InMux                          0              7436   2088  FALL       1
I__115/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i22_LC_3_25_6/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i22_LC_3_25_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i20_LC_3_25_4/lcout
Path End         : blink_counter_14__i21_LC_3_25_5/in3
Capture Clock    : blink_counter_14__i21_LC_3_25_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i20_LC_3_25_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__118/I                                  LocalMux                       0              6464   1571  FALL       1
I__118/O                                  LocalMux                     455              6919   1571  FALL       1
I__119/I                                  InMux                          0              6919   1571  FALL       1
I__119/O                                  InMux                        320              7239   1571  FALL       1
I__120/I                                  CascadeMux                     0              7239   1571  FALL       1
I__120/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i20_LC_3_25_4/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i20_LC_3_25_4/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__116/I                                  InMux                          0              7436   2088  FALL       1
I__116/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i21_LC_3_25_5/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i19_LC_3_25_3/lcout
Path End         : blink_counter_14__i20_LC_3_25_4/in3
Capture Clock    : blink_counter_14__i20_LC_3_25_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i19_LC_3_25_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__122/I                                  LocalMux                       0              6464   1571  FALL       1
I__122/O                                  LocalMux                     455              6919   1571  FALL       1
I__123/I                                  InMux                          0              6919   1571  FALL       1
I__123/O                                  InMux                        320              7239   1571  FALL       1
I__124/I                                  CascadeMux                     0              7239   1571  FALL       1
I__124/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i19_LC_3_25_3/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i19_LC_3_25_3/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__117/I                                  InMux                          0              7436   2088  FALL       1
I__117/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i20_LC_3_25_4/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i20_LC_3_25_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i18_LC_3_25_2/lcout
Path End         : blink_counter_14__i19_LC_3_25_3/in3
Capture Clock    : blink_counter_14__i19_LC_3_25_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i18_LC_3_25_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__126/I                                  LocalMux                       0              6464   1571  FALL       1
I__126/O                                  LocalMux                     455              6919   1571  FALL       1
I__127/I                                  InMux                          0              6919   1571  FALL       1
I__127/O                                  InMux                        320              7239   1571  FALL       1
I__128/I                                  CascadeMux                     0              7239   1571  FALL       1
I__128/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i18_LC_3_25_2/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i18_LC_3_25_2/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__121/I                                  InMux                          0              7436   2088  FALL       1
I__121/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i19_LC_3_25_3/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i19_LC_3_25_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i17_LC_3_25_1/lcout
Path End         : blink_counter_14__i18_LC_3_25_2/in3
Capture Clock    : blink_counter_14__i18_LC_3_25_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i17_LC_3_25_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__130/I                                  LocalMux                       0              6464   1571  FALL       1
I__130/O                                  LocalMux                     455              6919   1571  FALL       1
I__131/I                                  InMux                          0              6919   1571  FALL       1
I__131/O                                  InMux                        320              7239   1571  FALL       1
I__132/I                                  CascadeMux                     0              7239   1571  FALL       1
I__132/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i17_LC_3_25_1/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i17_LC_3_25_1/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__125/I                                  InMux                          0              7436   2088  FALL       1
I__125/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i18_LC_3_25_2/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i18_LC_3_25_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i16_LC_3_25_0/lcout
Path End         : blink_counter_14__i17_LC_3_25_1/in3
Capture Clock    : blink_counter_14__i17_LC_3_25_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i16_LC_3_25_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__134/I                                  LocalMux                       0              6464   1571  FALL       1
I__134/O                                  LocalMux                     455              6919   1571  FALL       1
I__135/I                                  InMux                          0              6919   1571  FALL       1
I__135/O                                  InMux                        320              7239   1571  FALL       1
I__136/I                                  CascadeMux                     0              7239   1571  FALL       1
I__136/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i16_LC_3_25_0/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i16_LC_3_25_0/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__129/I                                  InMux                          0              7436   2088  FALL       1
I__129/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i17_LC_3_25_1/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i17_LC_3_25_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i14_LC_3_24_6/lcout
Path End         : blink_counter_14__i15_LC_3_24_7/in3
Capture Clock    : blink_counter_14__i15_LC_3_24_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i14_LC_3_24_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__80/I                                   LocalMux                       0              6464   1571  FALL       1
I__80/O                                   LocalMux                     455              6919   1571  FALL       1
I__81/I                                   InMux                          0              6919   1571  FALL       1
I__81/O                                   InMux                        320              7239   1571  FALL       1
I__82/I                                   CascadeMux                     0              7239   1571  FALL       1
I__82/O                                   CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i14_LC_3_24_6/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i14_LC_3_24_6/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__137/I                                  InMux                          0              7436   2088  FALL       1
I__137/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i15_LC_3_24_7/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i13_LC_3_24_5/lcout
Path End         : blink_counter_14__i14_LC_3_24_6/in3
Capture Clock    : blink_counter_14__i14_LC_3_24_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i13_LC_3_24_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__84/I                                   LocalMux                       0              6464   1571  FALL       1
I__84/O                                   LocalMux                     455              6919   1571  FALL       1
I__85/I                                   InMux                          0              6919   1571  FALL       1
I__85/O                                   InMux                        320              7239   1571  FALL       1
I__86/I                                   CascadeMux                     0              7239   1571  FALL       1
I__86/O                                   CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i13_LC_3_24_5/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i13_LC_3_24_5/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__79/I                                   InMux                          0              7436   2088  FALL       1
I__79/O                                   InMux                        320              7756   2088  FALL       1
blink_counter_14__i14_LC_3_24_6/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i14_LC_3_24_6/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i12_LC_3_24_4/lcout
Path End         : blink_counter_14__i13_LC_3_24_5/in3
Capture Clock    : blink_counter_14__i13_LC_3_24_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i12_LC_3_24_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__88/I                                   LocalMux                       0              6464   1571  FALL       1
I__88/O                                   LocalMux                     455              6919   1571  FALL       1
I__89/I                                   InMux                          0              6919   1571  FALL       1
I__89/O                                   InMux                        320              7239   1571  FALL       1
I__90/I                                   CascadeMux                     0              7239   1571  FALL       1
I__90/O                                   CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i12_LC_3_24_4/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i12_LC_3_24_4/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__83/I                                   InMux                          0              7436   2088  FALL       1
I__83/O                                   InMux                        320              7756   2088  FALL       1
blink_counter_14__i13_LC_3_24_5/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i13_LC_3_24_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i11_LC_3_24_3/lcout
Path End         : blink_counter_14__i12_LC_3_24_4/in3
Capture Clock    : blink_counter_14__i12_LC_3_24_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i11_LC_3_24_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__92/I                                   LocalMux                       0              6464   1571  FALL       1
I__92/O                                   LocalMux                     455              6919   1571  FALL       1
I__93/I                                   InMux                          0              6919   1571  FALL       1
I__93/O                                   InMux                        320              7239   1571  FALL       1
I__94/I                                   CascadeMux                     0              7239   1571  FALL       1
I__94/O                                   CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i11_LC_3_24_3/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i11_LC_3_24_3/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__87/I                                   InMux                          0              7436   2088  FALL       1
I__87/O                                   InMux                        320              7756   2088  FALL       1
blink_counter_14__i12_LC_3_24_4/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i12_LC_3_24_4/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i10_LC_3_24_2/lcout
Path End         : blink_counter_14__i11_LC_3_24_3/in3
Capture Clock    : blink_counter_14__i11_LC_3_24_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i10_LC_3_24_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__96/I                                   LocalMux                       0              6464   1571  FALL       1
I__96/O                                   LocalMux                     455              6919   1571  FALL       1
I__97/I                                   InMux                          0              6919   1571  FALL       1
I__97/O                                   InMux                        320              7239   1571  FALL       1
I__98/I                                   CascadeMux                     0              7239   1571  FALL       1
I__98/O                                   CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i10_LC_3_24_2/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i10_LC_3_24_2/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__91/I                                   InMux                          0              7436   2088  FALL       1
I__91/O                                   InMux                        320              7756   2088  FALL       1
blink_counter_14__i11_LC_3_24_3/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i11_LC_3_24_3/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i9_LC_3_24_1/lcout
Path End         : blink_counter_14__i10_LC_3_24_2/in3
Capture Clock    : blink_counter_14__i10_LC_3_24_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i9_LC_3_24_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__100/I                                 LocalMux                       0              6464   1571  FALL       1
I__100/O                                 LocalMux                     455              6919   1571  FALL       1
I__101/I                                 InMux                          0              6919   1571  FALL       1
I__101/O                                 InMux                        320              7239   1571  FALL       1
I__102/I                                 CascadeMux                     0              7239   1571  FALL       1
I__102/O                                 CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i9_LC_3_24_1/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i9_LC_3_24_1/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__95/I                                  InMux                          0              7436   2088  FALL       1
I__95/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i10_LC_3_24_2/in3      LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i10_LC_3_24_2/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i8_LC_3_24_0/lcout
Path End         : blink_counter_14__i9_LC_3_24_1/in3
Capture Clock    : blink_counter_14__i9_LC_3_24_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i8_LC_3_24_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__104/I                                 LocalMux                       0              6464   1571  FALL       1
I__104/O                                 LocalMux                     455              6919   1571  FALL       1
I__105/I                                 InMux                          0              6919   1571  FALL       1
I__105/O                                 InMux                        320              7239   1571  FALL       1
I__106/I                                 CascadeMux                     0              7239   1571  FALL       1
I__106/O                                 CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i8_LC_3_24_0/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i8_LC_3_24_0/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__99/I                                  InMux                          0              7436   2088  FALL       1
I__99/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i9_LC_3_24_1/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i9_LC_3_24_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i6_LC_3_23_6/lcout
Path End         : blink_counter_14__i7_LC_3_23_7/in3
Capture Clock    : blink_counter_14__i7_LC_3_23_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i6_LC_3_23_6/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__112/I                                 LocalMux                       0              6464   1571  FALL       1
I__112/O                                 LocalMux                     455              6919   1571  FALL       1
I__113/I                                 InMux                          0              6919   1571  FALL       1
I__113/O                                 InMux                        320              7239   1571  FALL       1
I__114/I                                 CascadeMux                     0              7239   1571  FALL       1
I__114/O                                 CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i6_LC_3_23_6/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i6_LC_3_23_6/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__107/I                                 InMux                          0              7436   2088  FALL       1
I__107/O                                 InMux                        320              7756   2088  FALL       1
blink_counter_14__i7_LC_3_23_7/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i5_LC_3_23_5/lcout
Path End         : blink_counter_14__i6_LC_3_23_6/in3
Capture Clock    : blink_counter_14__i6_LC_3_23_6/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i5_LC_3_23_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__48/I                                  LocalMux                       0              6464   1571  FALL       1
I__48/O                                  LocalMux                     455              6919   1571  FALL       1
I__49/I                                  InMux                          0              6919   1571  FALL       1
I__49/O                                  InMux                        320              7239   1571  FALL       1
I__50/I                                  CascadeMux                     0              7239   1571  FALL       1
I__50/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i5_LC_3_23_5/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i5_LC_3_23_5/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__111/I                                 InMux                          0              7436   2088  FALL       1
I__111/O                                 InMux                        320              7756   2088  FALL       1
blink_counter_14__i6_LC_3_23_6/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i6_LC_3_23_6/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i4_LC_3_23_4/lcout
Path End         : blink_counter_14__i5_LC_3_23_5/in3
Capture Clock    : blink_counter_14__i5_LC_3_23_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i4_LC_3_23_4/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__52/I                                  LocalMux                       0              6464   1571  FALL       1
I__52/O                                  LocalMux                     455              6919   1571  FALL       1
I__53/I                                  InMux                          0              6919   1571  FALL       1
I__53/O                                  InMux                        320              7239   1571  FALL       1
I__54/I                                  CascadeMux                     0              7239   1571  FALL       1
I__54/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i4_LC_3_23_4/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i4_LC_3_23_4/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__47/I                                  InMux                          0              7436   2088  FALL       1
I__47/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i5_LC_3_23_5/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i5_LC_3_23_5/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i3_LC_3_23_3/lcout
Path End         : blink_counter_14__i4_LC_3_23_4/in3
Capture Clock    : blink_counter_14__i4_LC_3_23_4/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i3_LC_3_23_3/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__56/I                                  LocalMux                       0              6464   1571  FALL       1
I__56/O                                  LocalMux                     455              6919   1571  FALL       1
I__57/I                                  InMux                          0              6919   1571  FALL       1
I__57/O                                  InMux                        320              7239   1571  FALL       1
I__58/I                                  CascadeMux                     0              7239   1571  FALL       1
I__58/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i3_LC_3_23_3/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i3_LC_3_23_3/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__51/I                                  InMux                          0              7436   2088  FALL       1
I__51/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i4_LC_3_23_4/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i4_LC_3_23_4/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i2_LC_3_23_2/lcout
Path End         : blink_counter_14__i3_LC_3_23_3/in3
Capture Clock    : blink_counter_14__i3_LC_3_23_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i2_LC_3_23_2/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__60/I                                  LocalMux                       0              6464   1571  FALL       1
I__60/O                                  LocalMux                     455              6919   1571  FALL       1
I__61/I                                  InMux                          0              6919   1571  FALL       1
I__61/O                                  InMux                        320              7239   1571  FALL       1
I__62/I                                  CascadeMux                     0              7239   1571  FALL       1
I__62/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i2_LC_3_23_2/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i2_LC_3_23_2/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__55/I                                  InMux                          0              7436   2088  FALL       1
I__55/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i3_LC_3_23_3/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i3_LC_3_23_3/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i1_LC_3_23_1/lcout
Path End         : blink_counter_14__i2_LC_3_23_2/in3
Capture Clock    : blink_counter_14__i2_LC_3_23_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i1_LC_3_23_1/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__64/I                                  LocalMux                       0              6464   1571  FALL       1
I__64/O                                  LocalMux                     455              6919   1571  FALL       1
I__65/I                                  InMux                          0              6919   1571  FALL       1
I__65/O                                  InMux                        320              7239   1571  FALL       1
I__66/I                                  CascadeMux                     0              7239   1571  FALL       1
I__66/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i1_LC_3_23_1/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i1_LC_3_23_1/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__59/I                                  InMux                          0              7436   2088  FALL       1
I__59/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i2_LC_3_23_2/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i2_LC_3_23_2/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i0_LC_3_23_0/lcout
Path End         : blink_counter_14__i1_LC_3_23_1/in3
Capture Clock    : blink_counter_14__i1_LC_3_23_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1292
-----------------------------------   ---- 
End-of-path arrival time (ps)         7756
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i0_LC_3_23_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i0_LC_3_23_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__68/I                                  LocalMux                       0              6464   1571  FALL       1
I__68/O                                  LocalMux                     455              6919   1571  FALL       1
I__69/I                                  InMux                          0              6919   1571  FALL       1
I__69/O                                  InMux                        320              7239   1571  FALL       1
I__70/I                                  CascadeMux                     0              7239   1571  FALL       1
I__70/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i0_LC_3_23_0/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i0_LC_3_23_0/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
I__63/I                                  InMux                          0              7436   2088  FALL       1
I__63/O                                  InMux                        320              7756   2088  FALL       1
blink_counter_14__i1_LC_3_23_1/in3       LogicCell40_SEQ_MODE_1000      0              7756   2088  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i1_LC_3_23_1/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i21_LC_3_25_5/lcout
Path End         : blink_counter_14__i23_LC_3_25_7/in3
Capture Clock    : blink_counter_14__i23_LC_3_25_7/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1447
-----------------------------------   ---- 
End-of-path arrival time (ps)         7911
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i21_LC_3_25_5/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i21_LC_3_25_5/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__153/I                                  LocalMux                       0              6464   1571  FALL       1
I__153/O                                  LocalMux                     455              6919   1571  FALL       1
I__155/I                                  InMux                          0              6919   1571  FALL       1
I__155/O                                  InMux                        320              7239   1571  FALL       1
I__158/I                                  CascadeMux                     0              7239   1571  FALL       1
I__158/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i21_LC_3_25_5/in2       LogicCell40_SEQ_MODE_1000      0              7239   2088  FALL       1
blink_counter_14__i21_LC_3_25_5/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2088  FALL       2
blink_counter_14__i22_LC_3_25_6/carryin   LogicCell40_SEQ_MODE_1000      0              7436   2243  FALL       1
blink_counter_14__i22_LC_3_25_6/carryout  LogicCell40_SEQ_MODE_1000    155              7591   2243  FALL       2
I__185/I                                  InMux                          0              7591   2243  FALL       1
I__185/O                                  InMux                        320              7911   2243  FALL       1
blink_counter_14__i23_LC_3_25_7/in3       LogicCell40_SEQ_MODE_1000      0              7911   2243  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i24_LC_3_26_0/lcout
Path End         : blink_counter_14__i25_LC_3_26_1/in3
Capture Clock    : blink_counter_14__i25_LC_3_26_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1458
-----------------------------------   ---- 
End-of-path arrival time (ps)         7922
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i24_LC_3_26_0/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__171/I                                  LocalMux                       0              6464   1571  FALL       1
I__171/O                                  LocalMux                     455              6919   1571  FALL       1
I__173/I                                  InMux                          0              6919   1571  FALL       1
I__173/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_14__i24_LC_3_26_0/in1       LogicCell40_SEQ_MODE_1000      0              7239   2253  FALL       1
blink_counter_14__i24_LC_3_26_0/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2253  FALL       1
I__183/I                                  InMux                          0              7601   2253  FALL       1
I__183/O                                  InMux                        320              7922   2253  FALL       1
blink_counter_14__i25_LC_3_26_1/in3       LogicCell40_SEQ_MODE_1000      0              7922   2253  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i15_LC_3_24_7/lcout
Path End         : blink_counter_14__i16_LC_3_25_0/in3
Capture Clock    : blink_counter_14__i16_LC_3_25_0/clk
Hold Constraint  : 0p
Path slack       : 2347p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1551
-----------------------------------   ---- 
End-of-path arrival time (ps)         8015
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i15_LC_3_24_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i15_LC_3_24_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__138/I                                  LocalMux                       0              6464   1571  FALL       1
I__138/O                                  LocalMux                     455              6919   1571  FALL       1
I__139/I                                  InMux                          0              6919   1571  FALL       1
I__139/O                                  InMux                        320              7239   1571  FALL       1
I__140/I                                  CascadeMux                     0              7239   1571  FALL       1
I__140/O                                  CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i15_LC_3_24_7/in2       LogicCell40_SEQ_MODE_1000      0              7239   2346  FALL       1
blink_counter_14__i15_LC_3_24_7/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2346  FALL       1
IN_MUX_bfv_3_25_0_/carryinitin            ICE_CARRY_IN_MUX               0              7436   2346  FALL       1
IN_MUX_bfv_3_25_0_/carryinitout           ICE_CARRY_IN_MUX             258              7694   2346  FALL       2
I__133/I                                  InMux                          0              7694   2346  FALL       1
I__133/O                                  InMux                        320              8015   2346  FALL       1
blink_counter_14__i16_LC_3_25_0/in3       LogicCell40_SEQ_MODE_1000      0              8015   2346  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i16_LC_3_25_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i7_LC_3_23_7/lcout
Path End         : blink_counter_14__i8_LC_3_24_0/in3
Capture Clock    : blink_counter_14__i8_LC_3_24_0/clk
Hold Constraint  : 0p
Path slack       : 2347p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1551
-----------------------------------   ---- 
End-of-path arrival time (ps)         8015
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__178/I                             ClkMux                         0              5213  RISE       1
I__178/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i7_LC_3_23_7/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i7_LC_3_23_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       1
I__108/I                                 LocalMux                       0              6464   1571  FALL       1
I__108/O                                 LocalMux                     455              6919   1571  FALL       1
I__109/I                                 InMux                          0              6919   1571  FALL       1
I__109/O                                 InMux                        320              7239   1571  FALL       1
I__110/I                                 CascadeMux                     0              7239   1571  FALL       1
I__110/O                                 CascadeMux                     0              7239   1571  FALL       1
blink_counter_14__i7_LC_3_23_7/in2       LogicCell40_SEQ_MODE_1000      0              7239   2346  FALL       1
blink_counter_14__i7_LC_3_23_7/carryout  LogicCell40_SEQ_MODE_1000    196              7436   2346  FALL       1
IN_MUX_bfv_3_24_0_/carryinitin           ICE_CARRY_IN_MUX               0              7436   2346  FALL       1
IN_MUX_bfv_3_24_0_/carryinitout          ICE_CARRY_IN_MUX             258              7694   2346  FALL       2
I__103/I                                 InMux                          0              7694   2346  FALL       1
I__103/O                                 InMux                        320              8015   2346  FALL       1
blink_counter_14__i8_LC_3_24_0/in3       LogicCell40_SEQ_MODE_1000      0              8015   2346  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__179/I                             ClkMux                         0              5213  RISE       1
I__179/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i8_LC_3_24_0/clk   LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i23_LC_3_25_7/lcout
Path End         : blink_counter_14__i24_LC_3_26_0/in3
Capture Clock    : blink_counter_14__i24_LC_3_26_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (CLK:R#1)      0
+ Capture Clock Source Latency            0
+ Capture Clock Path Delay             5668
- Setup Time                              0
------------------------------------   ---- 
End-of-path required time (ps)         5668

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           796
+ Data Path Delay                     1716
-----------------------------------   ---- 
End-of-path arrival time (ps)         8180
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__180/I                             ClkMux                         0              5213  RISE       1
I__180/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i23_LC_3_25_7/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i23_LC_3_25_7/lcout     LogicCell40_SEQ_MODE_1000    796              6464   1571  FALL       3
I__165/I                                  LocalMux                       0              6464   1571  FALL       1
I__165/O                                  LocalMux                     455              6919   1571  FALL       1
I__167/I                                  InMux                          0              6919   1571  FALL       1
I__167/O                                  InMux                        320              7239   1571  FALL       1
blink_counter_14__i23_LC_3_25_7/in1       LogicCell40_SEQ_MODE_1000      0              7239   2512  FALL       1
blink_counter_14__i23_LC_3_25_7/carryout  LogicCell40_SEQ_MODE_1000    362              7601   2512  FALL       1
IN_MUX_bfv_3_26_0_/carryinitin            ICE_CARRY_IN_MUX               0              7601   2512  FALL       1
IN_MUX_bfv_3_26_0_/carryinitout           ICE_CARRY_IN_MUX             258              7860   2512  FALL       2
I__184/I                                  InMux                          0              7860   2512  FALL       1
I__184/O                                  InMux                        320              8180   2512  FALL       1
blink_counter_14__i24_LC_3_26_0/in3       LogicCell40_SEQ_MODE_1000      0              8180   2512  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i24_LC_3_26_0/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PIN_13:in
Path End         : PIN_18_pad_preio/DOUT0(oversampler_9)
Capture Clock    : PIN_18_pad_preio/OUTPUTCLK
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (CLK:R#1)    -INF
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              5668
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)          -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5865
---------------------------------------   ---- 
End-of-path arrival time (ps)             5865
 
Data path
pin name                                model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
PIN_13:in                               TinyFPGA_B                  0                 0   +INF  RISE       1
differential_input_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
differential_input_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
differential_input_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
differential_input_preio/DIN0           PRE_IO_PIN_TYPE_000001    682              1192   +INF  FALL       1
I__71/I                                 Odrv12                      0              1192   +INF  FALL       1
I__71/O                                 Odrv12                    796              1988   +INF  FALL       1
I__72/I                                 Span12Mux_h                 0              1988   +INF  FALL       1
I__72/O                                 Span12Mux_h               796              2784   +INF  FALL       1
I__73/I                                 Span12Mux_h                 0              2784   +INF  FALL       1
I__73/O                                 Span12Mux_h               796              3580   +INF  FALL       1
I__74/I                                 Sp12to4                     0              3580   +INF  FALL       1
I__74/O                                 Sp12to4                   662              4242   +INF  FALL       1
I__75/I                                 Span4Mux_s2_v               0              4242   +INF  FALL       1
I__75/O                                 Span4Mux_s2_v             372              4614   +INF  FALL       1
I__76/I                                 IoSpan4Mux                  0              4614   +INF  FALL       1
I__76/O                                 IoSpan4Mux                475              5089   +INF  FALL       1
I__77/I                                 LocalMux                    0              5089   +INF  FALL       1
I__77/O                                 LocalMux                  455              5544   +INF  FALL       1
I__78/I                                 IoInMux                     0              5544   +INF  FALL       1
I__78/O                                 IoInMux                   320              5865   +INF  FALL       1
PIN_18_pad_preio/DOUT0(oversampler_9)   PRE_IO_PIN_TYPE_010101      0              5865   +INF  FALL       1

Capture Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__41/I                              Odrv4                       0              1420  RISE       1
I__41/O                              Odrv4                     517              1936  RISE       1
I__42/I                              IoSpan4Mux                  0              1936  RISE       1
I__42/O                              IoSpan4Mux                424              2360  RISE       1
I__43/I                              IoSpan4Mux                  0              2360  RISE       1
I__43/O                              IoSpan4Mux                424              2784  RISE       1
I__44/I                              IoSpan4Mux                  0              2784  RISE       1
I__44/O                              IoSpan4Mux                424              3208  RISE       1
I__45/I                              LocalMux                    0              3208  RISE       1
I__45/O                              LocalMux                  486              3694  RISE       1
I__46/I                              IoInMux                     0              3694  RISE       1
I__46/O                              IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      27
I__176/I                             gio2CtrlBuf                 0              4986  RISE       1
I__176/O                             gio2CtrlBuf                 0              4986  RISE       1
I__177/I                             GlobalMux                   0              4986  RISE       1
I__177/O                             GlobalMux                 227              5213  RISE       1
I__182/I                             ClkMux                      0              5213  RISE       1
I__182/O                             ClkMux                    455              5668  RISE       1
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : blink_counter_14__i25_LC_3_26_1/lcout
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              5668
+ Clock To Q                            796
+ Data Path Delay                      9228
-----------------------------------   ----- 
End-of-path arrival time (ps)         15692
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                     0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__41/I                              Odrv4                          0              1420  RISE       1
I__41/O                              Odrv4                        517              1936  RISE       1
I__42/I                              IoSpan4Mux                     0              1936  RISE       1
I__42/O                              IoSpan4Mux                   424              2360  RISE       1
I__43/I                              IoSpan4Mux                     0              2360  RISE       1
I__43/O                              IoSpan4Mux                   424              2784  RISE       1
I__44/I                              IoSpan4Mux                     0              2784  RISE       1
I__44/O                              IoSpan4Mux                   424              3208  RISE       1
I__45/I                              LocalMux                       0              3208  RISE       1
I__45/O                              LocalMux                     486              3694  RISE       1
I__46/I                              IoInMux                        0              3694  RISE       1
I__46/O                              IoInMux                      382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      27
I__176/I                             gio2CtrlBuf                    0              4986  RISE       1
I__176/O                             gio2CtrlBuf                    0              4986  RISE       1
I__177/I                             GlobalMux                      0              4986  RISE       1
I__177/O                             GlobalMux                    227              5213  RISE       1
I__181/I                             ClkMux                         0              5213  RISE       1
I__181/O                             ClkMux                       455              5668  RISE       1
blink_counter_14__i25_LC_3_26_1/clk  LogicCell40_SEQ_MODE_1000      0              5668  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
blink_counter_14__i25_LC_3_26_1/lcout  LogicCell40_SEQ_MODE_1000    796              6464   +INF  RISE       2
I__147/I                               LocalMux                       0              6464   +INF  RISE       1
I__147/O                               LocalMux                     486              6950   +INF  RISE       1
I__149/I                               InMux                          0              6950   +INF  RISE       1
I__149/O                               InMux                        382              7332   +INF  RISE       1
i56_3_lut_LC_4_25_2/in3                LogicCell40_SEQ_MODE_0000      0              7332   +INF  RISE       1
i56_3_lut_LC_4_25_2/lcout              LogicCell40_SEQ_MODE_0000    424              7756   +INF  FALL       1
I__141/I                               Odrv4                          0              7756   +INF  FALL       1
I__141/O                               Odrv4                        548              8304   +INF  FALL       1
I__142/I                               Span4Mux_v                     0              8304   +INF  FALL       1
I__142/O                               Span4Mux_v                   548              8852   +INF  FALL       1
I__143/I                               Span4Mux_s0_v                  0              8852   +INF  FALL       1
I__143/O                               Span4Mux_s0_v                279              9131   +INF  FALL       1
I__144/I                               LocalMux                       0              9131   +INF  FALL       1
I__144/O                               LocalMux                     455              9586   +INF  FALL       1
I__145/I                               IoInMux                        0              9586   +INF  FALL       1
I__145/O                               IoInMux                      320              9906   +INF  FALL       1
LED_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              9906   +INF  FALL       1
LED_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      3297             13204   +INF  FALL       1
LED_pad_iopad/DIN                      IO_PAD                         0             13204   +INF  FALL       1
LED_pad_iopad/PACKAGEPIN:out           IO_PAD                      2488             15692   +INF  FALL       1
LED                                    TinyFPGA_B                     0             15692   +INF  FALL       1


++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PIN_18_pad_preio/PADOUT(oversampler_9)
Path End         : PIN_18
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (CLK:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             5668
+ Clock To Q                           165
+ Data Path Delay                     2314
-----------------------------------   ---- 
End-of-path arrival time (ps)         8148
 
Launch Clock Path
pin name                             model name              delay  cumulative delay  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  ----  ------
CLK                                  TinyFPGA_B                  0                 0  RISE       1
CLK_pad_iopad/PACKAGEPIN:in          IO_PAD                      0                 0  RISE       1
CLK_pad_iopad/DOUT                   IO_PAD                    510               510  RISE       1
CLK_pad_preio/PADIN                  PRE_IO_PIN_TYPE_000001      0               510  RISE       1
CLK_pad_preio/DIN0                   PRE_IO_PIN_TYPE_000001    910              1420  RISE       1
I__41/I                              Odrv4                       0              1420  RISE       1
I__41/O                              Odrv4                     517              1936  RISE       1
I__42/I                              IoSpan4Mux                  0              1936  RISE       1
I__42/O                              IoSpan4Mux                424              2360  RISE       1
I__43/I                              IoSpan4Mux                  0              2360  RISE       1
I__43/O                              IoSpan4Mux                424              2784  RISE       1
I__44/I                              IoSpan4Mux                  0              2784  RISE       1
I__44/O                              IoSpan4Mux                424              3208  RISE       1
I__45/I                              LocalMux                    0              3208  RISE       1
I__45/O                              LocalMux                  486              3694  RISE       1
I__46/I                              IoInMux                     0              3694  RISE       1
I__46/O                              IoInMux                   382              4076  RISE       1
CLK_pad_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                      0              4076  RISE       1
CLK_pad_gb/GLOBALBUFFEROUTPUT        ICE_GB                    910              4986  RISE      27
I__176/I                             gio2CtrlBuf                 0              4986  RISE       1
I__176/O                             gio2CtrlBuf                 0              4986  RISE       1
I__177/I                             GlobalMux                   0              4986  RISE       1
I__177/O                             GlobalMux                 227              5213  RISE       1
I__182/I                             ClkMux                      0              5213  RISE       1
I__182/O                             ClkMux                    455              5668  RISE       1
PIN_18_pad_preio/OUTPUTCLK           PRE_IO_PIN_TYPE_010101      0              5668  RISE       1

Data path
pin name                                model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
PIN_18_pad_preio/PADOUT(oversampler_9)  PRE_IO_PIN_TYPE_010101    165              5834   +INF  RISE       1
PIN_18_pad_iopad/DIN                    IO_PAD                      0              5834   +INF  RISE       1
PIN_18_pad_iopad/PACKAGEPIN:out         IO_PAD                   2314              8148   +INF  RISE       1
PIN_18                                  TinyFPGA_B                  0              8148   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

