# DRV\_SPI\_CLOCK\_PHASE Enum

**Parent topic:**[Library Interface](GUID-2960D7B8-65FA-447F-AD81-B1E62002A04B.md)

## C

```c
typedef enum
{
    /* Input data is valid on clock trailing edge and
    output data is ready on leading edge */
    DRV_SPI_CLOCK_PHASE_VALID_TRAILING_EDGE,

    /* Input data is valid on clock leading edge and
    output data is ready on trailing edge */
    DRV_SPI_CLOCK_PHASE_VALID_LEADING_EDGE

}DRV_SPI_CLOCK_PHASE;

```

## Summary

Identifies SPI Clock Phase Options

## Description

This enumeration identifies possible SPI Clock Phase Options.

## Remarks

None.

