<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/nvmctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2nvmctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">nvmctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for NVMCTRL</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_NVMCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_NVMCTRL_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR NVMCTRL                                      */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- NVMCTRL_CTRLA : (NVMCTRL Offset: 0x00) (R/W 16) Control A -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_RESETVALUE              _UINT16_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_CTRLA) Control A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Pos                 _UINT16_(0)                                          </span><span class="comment">/* (NVMCTRL_CTRLA) Command Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Msk                 (_UINT16_(0x7F) &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)            </span><span class="comment">/* (NVMCTRL_CTRLA) Command Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD(value)              (NVMCTRL_CTRLA_CMD_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)) </span><span class="comment">/* Assigment of value for CMD in the NVMCTRL_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_ER_Val            _UINT16_(0x2)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Erase Row - Erases the row addressed by the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WP_Val            _UINT16_(0x4)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_EAR_Val           _UINT16_(0x5)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Erase Auxiliary Row - Erases the auxiliary row addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WAP_Val           _UINT16_(0x6)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Write Auxiliary Page - Writes the contents of the page buffer to the page addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SF_Val            _UINT16_(0xA)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Security Flow Command  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WL_Val            _UINT16_(0xF)                                        </span><span class="comment">/* (NVMCTRL_CTRLA) Write lockbits  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_RWWEEER_Val       _UINT16_(0x1A)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) RWW EEPROM area Erase Row - Erases the row addressed by the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_RWWEEWP_Val       _UINT16_(0x1C)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) RWW EEPROM Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_LR_Val            _UINT16_(0x40)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Lock Region - Locks the region containing the address location in the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_UR_Val            _UINT16_(0x41)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Unlock Region - Unlocks the region containing the address location in the ADDR register.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SPRM_Val          _UINT16_(0x42)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Sets the power reduction mode.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_CPRM_Val          _UINT16_(0x43)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Clears the power reduction mode.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_PBC_Val           _UINT16_(0x44)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Page Buffer Clear - Clears the page buffer.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SSB_Val           _UINT16_(0x45)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Set Security Bit - Sets the security bit by writing 0x00 to the first byte in the lockbit row.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_INVALL_Val        _UINT16_(0x46)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Invalidate all cache lines.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_ER                  (NVMCTRL_CTRLA_CMD_ER_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Erase Row - Erases the row addressed by the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WP                  (NVMCTRL_CTRLA_CMD_WP_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_EAR                 (NVMCTRL_CTRLA_CMD_EAR_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Erase Auxiliary Row - Erases the auxiliary row addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WAP                 (NVMCTRL_CTRLA_CMD_WAP_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Write Auxiliary Page - Writes the contents of the page buffer to the page addressed by the ADDR register. This command can be given only when the security bit is not set and only to the user configuration row. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SF                  (NVMCTRL_CTRLA_CMD_SF_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Security Flow Command Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WL                  (NVMCTRL_CTRLA_CMD_WL_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Write lockbits Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_RWWEEER             (NVMCTRL_CTRLA_CMD_RWWEEER_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) RWW EEPROM area Erase Row - Erases the row addressed by the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_RWWEEWP             (NVMCTRL_CTRLA_CMD_RWWEEWP_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) RWW EEPROM Write Page - Writes the contents of the page buffer to the page addressed by the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_LR                  (NVMCTRL_CTRLA_CMD_LR_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Lock Region - Locks the region containing the address location in the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_UR                  (NVMCTRL_CTRLA_CMD_UR_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)  </span><span class="comment">/* (NVMCTRL_CTRLA) Unlock Region - Unlocks the region containing the address location in the ADDR register. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SPRM                (NVMCTRL_CTRLA_CMD_SPRM_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Sets the power reduction mode. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_CPRM                (NVMCTRL_CTRLA_CMD_CPRM_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Clears the power reduction mode. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_PBC                 (NVMCTRL_CTRLA_CMD_PBC_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Page Buffer Clear - Clears the page buffer. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SSB                 (NVMCTRL_CTRLA_CMD_SSB_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Set Security Bit - Sets the security bit by writing 0x00 to the first byte in the lockbit row. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_INVALL              (NVMCTRL_CTRLA_CMD_INVALL_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Invalidate all cache lines. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Pos               _UINT16_(8)                                          </span><span class="comment">/* (NVMCTRL_CTRLA) Command Execution Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Msk               (_UINT16_(0xFF) &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)          </span><span class="comment">/* (NVMCTRL_CTRLA) Command Execution Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX(value)            (NVMCTRL_CTRLA_CMDEX_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)) </span><span class="comment">/* Assigment of value for CMDEX in the NVMCTRL_CTRLA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMDEX_KEY_Val         _UINT16_(0xA5)                                       </span><span class="comment">/* (NVMCTRL_CTRLA) Execution Key  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_KEY               (NVMCTRL_CTRLA_CMDEX_KEY_Val &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos) </span><span class="comment">/* (NVMCTRL_CTRLA) Execution Key Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_Msk                     _UINT16_(0xFF7F)                                     </span><span class="comment">/* (NVMCTRL_CTRLA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* -------- NVMCTRL_CTRLB : (NVMCTRL Offset: 0x04) (R/W 32) Control B -------- */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RESETVALUE              _UINT32_(0x80)                                       </span><span class="comment">/*  (NVMCTRL_CTRLB) Control B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Pos                 _UINT32_(1)                                          </span><span class="comment">/* (NVMCTRL_CTRLB) NVM Read Wait States Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Msk                 (_UINT32_(0xF) &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)             </span><span class="comment">/* (NVMCTRL_CTRLB) NVM Read Wait States Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS(value)              (NVMCTRL_CTRLB_RWS_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)) </span><span class="comment">/* Assigment of value for RWS in the NVMCTRL_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_SINGLE_Val        _UINT32_(0x0)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) Single Auto Wait State  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_HALF_Val          _UINT32_(0x1)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) Half Auto Wait State  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_DUAL_Val          _UINT32_(0x2)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) Dual Auto Wait State  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_SINGLE              (NVMCTRL_CTRLB_RWS_SINGLE_Val &lt;&lt; NVMCTRL_CTRLB_RWS_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) Single Auto Wait State Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_HALF                (NVMCTRL_CTRLB_RWS_HALF_Val &lt;&lt; NVMCTRL_CTRLB_RWS_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) Half Auto Wait State Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_DUAL                (NVMCTRL_CTRLB_RWS_DUAL_Val &lt;&lt; NVMCTRL_CTRLB_RWS_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) Dual Auto Wait State Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MANW_Pos                _UINT32_(7)                                          </span><span class="comment">/* (NVMCTRL_CTRLB) Manual Write Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MANW_Msk                (_UINT32_(0x1) &lt;&lt; NVMCTRL_CTRLB_MANW_Pos)            </span><span class="comment">/* (NVMCTRL_CTRLB) Manual Write Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MANW(value)             (NVMCTRL_CTRLB_MANW_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_CTRLB_MANW_Pos)) </span><span class="comment">/* Assigment of value for MANW in the NVMCTRL_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Pos            _UINT32_(8)                                          </span><span class="comment">/* (NVMCTRL_CTRLB) Power Reduction Mode during Sleep Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Msk            (_UINT32_(0x3) &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)        </span><span class="comment">/* (NVMCTRL_CTRLB) Power Reduction Mode during Sleep Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM(value)         (NVMCTRL_CTRLB_SLEEPPRM_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)) </span><span class="comment">/* Assigment of value for SLEEPPRM in the NVMCTRL_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val _UINT32_(0x0)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) NVM block enters low-power mode when entering sleep.NVM block exits low-power mode upon first access.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val _UINT32_(0x1)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) NVM block enters low-power mode when entering sleep.NVM block exits low-power mode when exiting sleep.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val _UINT32_(0x3)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) Auto power reduction disabled.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS   (NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) NVM block enters low-power mode when entering sleep.NVM block exits low-power mode upon first access. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT  (NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) NVM block enters low-power mode when entering sleep.NVM block exits low-power mode when exiting sleep. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_DISABLED       (NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) Auto power reduction disabled. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Pos            _UINT32_(16)                                         </span><span class="comment">/* (NVMCTRL_CTRLB) NVMCTRL Read Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Msk            (_UINT32_(0x3) &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)        </span><span class="comment">/* (NVMCTRL_CTRLB) NVMCTRL Read Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE(value)         (NVMCTRL_CTRLB_READMODE_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)) </span><span class="comment">/* Assigment of value for READMODE in the NVMCTRL_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val _UINT32_(0x0)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) The NVM Controller (cache system) does not insert wait states on a cache miss. Gives the best system performance.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_LOW_POWER_Val _UINT32_(0x1)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) Reduces power consumption of the cache system, but inserts a wait state each time there is a cache miss. This mode may not be relevant if CPU performance is required, as the application will be stalled and may lead to increase run time.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val _UINT32_(0x2)                                        </span><span class="comment">/* (NVMCTRL_CTRLB) The cache system ensures that a cache hit or miss takes the same amount of time, determined by the number of programmed flash wait states. This mode can be used for real-time applications that require deterministic execution timings.  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY (NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) The NVM Controller (cache system) does not insert wait states on a cache miss. Gives the best system performance. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_LOW_POWER      (NVMCTRL_CTRLB_READMODE_LOW_POWER_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) Reduces power consumption of the cache system, but inserts a wait state each time there is a cache miss. This mode may not be relevant if CPU performance is required, as the application will be stalled and may lead to increase run time. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_DETERMINISTIC  (NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos) </span><span class="comment">/* (NVMCTRL_CTRLB) The cache system ensures that a cache hit or miss takes the same amount of time, determined by the number of programmed flash wait states. This mode can be used for real-time applications that require deterministic execution timings. Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS_Pos            _UINT32_(18)                                         </span><span class="comment">/* (NVMCTRL_CTRLB) Cache Disable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS_Msk            (_UINT32_(0x1) &lt;&lt; NVMCTRL_CTRLB_CACHEDIS_Pos)        </span><span class="comment">/* (NVMCTRL_CTRLB) Cache Disable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS(value)         (NVMCTRL_CTRLB_CACHEDIS_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_CTRLB_CACHEDIS_Pos)) </span><span class="comment">/* Assigment of value for CACHEDIS in the NVMCTRL_CTRLB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_Msk                     _UINT32_(0x0007039E)                                 </span><span class="comment">/* (NVMCTRL_CTRLB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* -------- NVMCTRL_PARAM : (NVMCTRL Offset: 0x08) (R/W 32) NVM Parameter -------- */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RESETVALUE              _UINT32_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_PARAM) NVM Parameter  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Pos                _UINT32_(0)                                          </span><span class="comment">/* (NVMCTRL_PARAM) NVM Pages Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Msk                (_UINT32_(0xFFFF) &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)         </span><span class="comment">/* (NVMCTRL_PARAM) NVM Pages Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP(value)             (NVMCTRL_PARAM_NVMP_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)) </span><span class="comment">/* Assigment of value for NVMP in the NVMCTRL_PARAM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Pos                 _UINT32_(16)                                         </span><span class="comment">/* (NVMCTRL_PARAM) Page Size Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Msk                 (_UINT32_(0x7) &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)             </span><span class="comment">/* (NVMCTRL_PARAM) Page Size Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ(value)              (NVMCTRL_PARAM_PSZ_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)) </span><span class="comment">/* Assigment of value for PSZ in the NVMCTRL_PARAM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_8_Val             _UINT32_(0x0)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 8 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_16_Val            _UINT32_(0x1)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 16 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_32_Val            _UINT32_(0x2)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 32 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_64_Val            _UINT32_(0x3)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 64 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_128_Val           _UINT32_(0x4)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 128 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_256_Val           _UINT32_(0x5)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 256 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_512_Val           _UINT32_(0x6)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 512 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_1024_Val          _UINT32_(0x7)                                        </span><span class="comment">/* (NVMCTRL_PARAM) 1024 bytes  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_8                   (NVMCTRL_PARAM_PSZ_8_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)   </span><span class="comment">/* (NVMCTRL_PARAM) 8 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_16                  (NVMCTRL_PARAM_PSZ_16_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)  </span><span class="comment">/* (NVMCTRL_PARAM) 16 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_32                  (NVMCTRL_PARAM_PSZ_32_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)  </span><span class="comment">/* (NVMCTRL_PARAM) 32 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_64                  (NVMCTRL_PARAM_PSZ_64_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)  </span><span class="comment">/* (NVMCTRL_PARAM) 64 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_128                 (NVMCTRL_PARAM_PSZ_128_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos) </span><span class="comment">/* (NVMCTRL_PARAM) 128 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_256                 (NVMCTRL_PARAM_PSZ_256_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos) </span><span class="comment">/* (NVMCTRL_PARAM) 256 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_512                 (NVMCTRL_PARAM_PSZ_512_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos) </span><span class="comment">/* (NVMCTRL_PARAM) 512 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_1024                (NVMCTRL_PARAM_PSZ_1024_Val &lt;&lt; NVMCTRL_PARAM_PSZ_Pos) </span><span class="comment">/* (NVMCTRL_PARAM) 1024 bytes Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP_Pos              _UINT32_(20)                                         </span><span class="comment">/* (NVMCTRL_PARAM) RWW EEPROM Pages Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP_Msk              (_UINT32_(0xFFF) &lt;&lt; NVMCTRL_PARAM_RWWEEP_Pos)        </span><span class="comment">/* (NVMCTRL_PARAM) RWW EEPROM Pages Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP(value)           (NVMCTRL_PARAM_RWWEEP_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_PARAM_RWWEEP_Pos)) </span><span class="comment">/* Assigment of value for RWWEEP in the NVMCTRL_PARAM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_Msk                     _UINT32_(0xFFF7FFFF)                                 </span><span class="comment">/* (NVMCTRL_PARAM) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* -------- NVMCTRL_INTENCLR : (NVMCTRL Offset: 0x0C) (R/W 8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_RESETVALUE           _UINT8_(0x00)                                        </span><span class="comment">/*  (NVMCTRL_INTENCLR) Interrupt Enable Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_READY_Pos            _UINT8_(0)                                           </span><span class="comment">/* (NVMCTRL_INTENCLR) NVM Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_READY_Msk            (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTENCLR_READY_Pos)         </span><span class="comment">/* (NVMCTRL_INTENCLR) NVM Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_READY(value)         (NVMCTRL_INTENCLR_READY_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTENCLR_READY_Pos)) </span><span class="comment">/* Assigment of value for READY in the NVMCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR_Pos            _UINT8_(1)                                           </span><span class="comment">/* (NVMCTRL_INTENCLR) Error Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR_Msk            (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTENCLR_ERROR_Pos)         </span><span class="comment">/* (NVMCTRL_INTENCLR) Error Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR(value)         (NVMCTRL_INTENCLR_ERROR_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTENCLR_ERROR_Pos)) </span><span class="comment">/* Assigment of value for ERROR in the NVMCTRL_INTENCLR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_Msk                  _UINT8_(0x03)                                        </span><span class="comment">/* (NVMCTRL_INTENCLR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* -------- NVMCTRL_INTENSET : (NVMCTRL Offset: 0x10) (R/W 8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_RESETVALUE           _UINT8_(0x00)                                        </span><span class="comment">/*  (NVMCTRL_INTENSET) Interrupt Enable Set  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_READY_Pos            _UINT8_(0)                                           </span><span class="comment">/* (NVMCTRL_INTENSET) NVM Ready Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_READY_Msk            (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTENSET_READY_Pos)         </span><span class="comment">/* (NVMCTRL_INTENSET) NVM Ready Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_READY(value)         (NVMCTRL_INTENSET_READY_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTENSET_READY_Pos)) </span><span class="comment">/* Assigment of value for READY in the NVMCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_ERROR_Pos            _UINT8_(1)                                           </span><span class="comment">/* (NVMCTRL_INTENSET) Error Interrupt Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_ERROR_Msk            (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTENSET_ERROR_Pos)         </span><span class="comment">/* (NVMCTRL_INTENSET) Error Interrupt Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_ERROR(value)         (NVMCTRL_INTENSET_ERROR_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTENSET_ERROR_Pos)) </span><span class="comment">/* Assigment of value for ERROR in the NVMCTRL_INTENSET register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_Msk                  _UINT8_(0x03)                                        </span><span class="comment">/* (NVMCTRL_INTENSET) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* -------- NVMCTRL_INTFLAG : (NVMCTRL Offset: 0x14) (R/W 8) Interrupt Flag Status and Clear -------- */</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_RESETVALUE            _UINT8_(0x00)                                        </span><span class="comment">/*  (NVMCTRL_INTFLAG) Interrupt Flag Status and Clear  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_READY_Pos             _UINT8_(0)                                           </span><span class="comment">/* (NVMCTRL_INTFLAG) NVM Ready Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_READY_Msk             (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTFLAG_READY_Pos)          </span><span class="comment">/* (NVMCTRL_INTFLAG) NVM Ready Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_READY(value)          (NVMCTRL_INTFLAG_READY_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTFLAG_READY_Pos)) </span><span class="comment">/* Assigment of value for READY in the NVMCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR_Pos             _UINT8_(1)                                           </span><span class="comment">/* (NVMCTRL_INTFLAG) Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR_Msk             (_UINT8_(0x1) &lt;&lt; NVMCTRL_INTFLAG_ERROR_Pos)          </span><span class="comment">/* (NVMCTRL_INTFLAG) Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR(value)          (NVMCTRL_INTFLAG_ERROR_Msk &amp; (_UINT8_(value) &lt;&lt; NVMCTRL_INTFLAG_ERROR_Pos)) </span><span class="comment">/* Assigment of value for ERROR in the NVMCTRL_INTFLAG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_Msk                   _UINT8_(0x03)                                        </span><span class="comment">/* (NVMCTRL_INTFLAG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* -------- NVMCTRL_STATUS : (NVMCTRL Offset: 0x18) (R/W 16) Status -------- */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_RESETVALUE             _UINT16_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_STATUS) Status  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PRM_Pos                _UINT16_(0)                                          </span><span class="comment">/* (NVMCTRL_STATUS) Power Reduction Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PRM_Msk                (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_PRM_Pos)            </span><span class="comment">/* (NVMCTRL_STATUS) Power Reduction Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PRM(value)             (NVMCTRL_STATUS_PRM_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_PRM_Pos)) </span><span class="comment">/* Assigment of value for PRM in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOAD_Pos               _UINT16_(1)                                          </span><span class="comment">/* (NVMCTRL_STATUS) NVM Page Buffer Active Loading Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOAD_Msk               (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_LOAD_Pos)           </span><span class="comment">/* (NVMCTRL_STATUS) NVM Page Buffer Active Loading Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOAD(value)            (NVMCTRL_STATUS_LOAD_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_LOAD_Pos)) </span><span class="comment">/* Assigment of value for LOAD in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PROGE_Pos              _UINT16_(2)                                          </span><span class="comment">/* (NVMCTRL_STATUS) Programming Error Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PROGE_Msk              (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_PROGE_Pos)          </span><span class="comment">/* (NVMCTRL_STATUS) Programming Error Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PROGE(value)           (NVMCTRL_STATUS_PROGE_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_PROGE_Pos)) </span><span class="comment">/* Assigment of value for PROGE in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOCKE_Pos              _UINT16_(3)                                          </span><span class="comment">/* (NVMCTRL_STATUS) Lock Error Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOCKE_Msk              (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_LOCKE_Pos)          </span><span class="comment">/* (NVMCTRL_STATUS) Lock Error Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOCKE(value)           (NVMCTRL_STATUS_LOCKE_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_LOCKE_Pos)) </span><span class="comment">/* Assigment of value for LOCKE in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_NVME_Pos               _UINT16_(4)                                          </span><span class="comment">/* (NVMCTRL_STATUS) NVM Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_NVME_Msk               (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_NVME_Pos)           </span><span class="comment">/* (NVMCTRL_STATUS) NVM Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_NVME(value)            (NVMCTRL_STATUS_NVME_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_NVME_Pos)) </span><span class="comment">/* Assigment of value for NVME in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_SB_Pos                 _UINT16_(8)                                          </span><span class="comment">/* (NVMCTRL_STATUS) Security Bit Status Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_SB_Msk                 (_UINT16_(0x1) &lt;&lt; NVMCTRL_STATUS_SB_Pos)             </span><span class="comment">/* (NVMCTRL_STATUS) Security Bit Status Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_SB(value)              (NVMCTRL_STATUS_SB_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_STATUS_SB_Pos)) </span><span class="comment">/* Assigment of value for SB in the NVMCTRL_STATUS register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_Msk                    _UINT16_(0x011F)                                     </span><span class="comment">/* (NVMCTRL_STATUS) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* -------- NVMCTRL_ADDR : (NVMCTRL Offset: 0x1C) (R/W 32) Address -------- */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_RESETVALUE               _UINT32_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_ADDR) Address  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (NVMCTRL_ADDR) NVM Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Msk                 (_UINT32_(0x3FFFFF) &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)        </span><span class="comment">/* (NVMCTRL_ADDR) NVM Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR(value)              (NVMCTRL_ADDR_ADDR_Msk &amp; (_UINT32_(value) &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)) </span><span class="comment">/* Assigment of value for ADDR in the NVMCTRL_ADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_Msk                      _UINT32_(0x003FFFFF)                                 </span><span class="comment">/* (NVMCTRL_ADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* -------- NVMCTRL_LOCK : (NVMCTRL Offset: 0x20) (R/W 16) Lock Section -------- */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_RESETVALUE               _UINT16_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_LOCK) Lock Section  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Pos                 _UINT16_(0)                                          </span><span class="comment">/* (NVMCTRL_LOCK) Region Lock Bits Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Msk                 (_UINT16_(0xFFFF) &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)          </span><span class="comment">/* (NVMCTRL_LOCK) Region Lock Bits Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK(value)              (NVMCTRL_LOCK_LOCK_Msk &amp; (_UINT16_(value) &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)) </span><span class="comment">/* Assigment of value for LOCK in the NVMCTRL_LOCK register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_Msk                      _UINT16_(0xFFFF)                                     </span><span class="comment">/* (NVMCTRL_LOCK) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/* -------- NVMCTRL_PBLDATA0 : (NVMCTRL Offset: 0x28) ( R/ 32) Page Buffer Load Data 0 -------- */</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA0_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_PBLDATA0) Page Buffer Load Data 0  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA0_Msk                  _UINT32_(0x00000000)                                 </span><span class="comment">/* (NVMCTRL_PBLDATA0) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- NVMCTRL_PBLDATA1 : (NVMCTRL Offset: 0x2C) ( R/ 32) Page Buffer Load Data 1 -------- */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA1_RESETVALUE           _UINT32_(0x00)                                       </span><span class="comment">/*  (NVMCTRL_PBLDATA1) Page Buffer Load Data 1  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA1_Msk                  _UINT32_(0x00000000)                                 </span><span class="comment">/* (NVMCTRL_PBLDATA1) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_REG_OFST         _UINT32_(0x00)      </span><span class="comment">/* (NVMCTRL_CTRLA) Control A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_REG_OFST         _UINT32_(0x04)      </span><span class="comment">/* (NVMCTRL_CTRLB) Control B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_REG_OFST         _UINT32_(0x08)      </span><span class="comment">/* (NVMCTRL_PARAM) NVM Parameter Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_REG_OFST      _UINT32_(0x0C)      </span><span class="comment">/* (NVMCTRL_INTENCLR) Interrupt Enable Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_REG_OFST      _UINT32_(0x10)      </span><span class="comment">/* (NVMCTRL_INTENSET) Interrupt Enable Set Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_REG_OFST       _UINT32_(0x14)      </span><span class="comment">/* (NVMCTRL_INTFLAG) Interrupt Flag Status and Clear Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_REG_OFST        _UINT32_(0x18)      </span><span class="comment">/* (NVMCTRL_STATUS) Status Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_REG_OFST          _UINT32_(0x1C)      </span><span class="comment">/* (NVMCTRL_ADDR) Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_REG_OFST          _UINT32_(0x20)      </span><span class="comment">/* (NVMCTRL_LOCK) Lock Section Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA0_REG_OFST      _UINT32_(0x28)      </span><span class="comment">/* (NVMCTRL_PBLDATA0) Page Buffer Load Data 0 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define NVMCTRL_PBLDATA1_REG_OFST      _UINT32_(0x2C)      </span><span class="comment">/* (NVMCTRL_PBLDATA1) Page Buffer Load Data 1 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{  <span class="comment">/* Non-Volatile Memory Controller */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a472115cb84ce8b2d7d982923d28cc081">  252</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structnvmctrl__registers__t.html#a472115cb84ce8b2d7d982923d28cc081">NVMCTRL_CTRLA</a>;      </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x02];</div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a70383ede64c9d94268d6753faad29ea0">  254</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structnvmctrl__registers__t.html#a70383ede64c9d94268d6753faad29ea0">NVMCTRL_CTRLB</a>;      </div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#ad00f0f84c19d3839e43a831bfeb6419a">  255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structnvmctrl__registers__t.html#ad00f0f84c19d3839e43a831bfeb6419a">NVMCTRL_PARAM</a>;      </div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a2ec51e2135bf2ba3a0024d31c67f1aa1">  256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structnvmctrl__registers__t.html#a2ec51e2135bf2ba3a0024d31c67f1aa1">NVMCTRL_INTENCLR</a>;   </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0x03];</div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a14d88e111e861b192b317bcd05d11456">  258</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structnvmctrl__registers__t.html#a14d88e111e861b192b317bcd05d11456">NVMCTRL_INTENSET</a>;   </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0x03];</div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#ae172e46cb849fd34d0e1766126b9420f">  260</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structnvmctrl__registers__t.html#ae172e46cb849fd34d0e1766126b9420f">NVMCTRL_INTFLAG</a>;    </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved4[0x03];</div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#add157f1b1ac5d36869106d44e215dd70">  262</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structnvmctrl__registers__t.html#add157f1b1ac5d36869106d44e215dd70">NVMCTRL_STATUS</a>;     </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved5[0x02];</div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a1ac9361db8497e59aadb5705aca05b8a">  264</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structnvmctrl__registers__t.html#a1ac9361db8497e59aadb5705aca05b8a">NVMCTRL_ADDR</a>;       </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a0c5deb273f9b2ad642c54b7156053031">  265</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint16_t                       <a class="code" href="structnvmctrl__registers__t.html#a0c5deb273f9b2ad642c54b7156053031">NVMCTRL_LOCK</a>;       </div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved6[0x06];</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#a4f78c2459ab66d45699ce3d927c1b836">  267</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structnvmctrl__registers__t.html#a4f78c2459ab66d45699ce3d927c1b836">NVMCTRL_PBLDATA0</a>;   </div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="structnvmctrl__registers__t.html#ac8f986082c3f48aba7b88c9c2c8b0e5c">  268</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structnvmctrl__registers__t.html#ac8f986082c3f48aba7b88c9c2c8b0e5c">NVMCTRL_PBLDATA1</a>;   </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;} <a class="code" href="structnvmctrl__registers__t.html">nvmctrl_registers_t</a>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_NVMCTRL_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html"><div class="ttname"><a href="structnvmctrl__registers__t.html">nvmctrl_registers_t</a></div><div class="ttdoc">NVMCTRL register API structure.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:251</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a0c5deb273f9b2ad642c54b7156053031"><div class="ttname"><a href="structnvmctrl__registers__t.html#a0c5deb273f9b2ad642c54b7156053031">nvmctrl_registers_t::NVMCTRL_LOCK</a></div><div class="ttdeci">__IO uint16_t NVMCTRL_LOCK</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:265</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a14d88e111e861b192b317bcd05d11456"><div class="ttname"><a href="structnvmctrl__registers__t.html#a14d88e111e861b192b317bcd05d11456">nvmctrl_registers_t::NVMCTRL_INTENSET</a></div><div class="ttdeci">__IO uint8_t NVMCTRL_INTENSET</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:258</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a1ac9361db8497e59aadb5705aca05b8a"><div class="ttname"><a href="structnvmctrl__registers__t.html#a1ac9361db8497e59aadb5705aca05b8a">nvmctrl_registers_t::NVMCTRL_ADDR</a></div><div class="ttdeci">__IO uint32_t NVMCTRL_ADDR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:264</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a2ec51e2135bf2ba3a0024d31c67f1aa1"><div class="ttname"><a href="structnvmctrl__registers__t.html#a2ec51e2135bf2ba3a0024d31c67f1aa1">nvmctrl_registers_t::NVMCTRL_INTENCLR</a></div><div class="ttdeci">__IO uint8_t NVMCTRL_INTENCLR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:256</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a472115cb84ce8b2d7d982923d28cc081"><div class="ttname"><a href="structnvmctrl__registers__t.html#a472115cb84ce8b2d7d982923d28cc081">nvmctrl_registers_t::NVMCTRL_CTRLA</a></div><div class="ttdeci">__IO uint16_t NVMCTRL_CTRLA</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:252</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a4f78c2459ab66d45699ce3d927c1b836"><div class="ttname"><a href="structnvmctrl__registers__t.html#a4f78c2459ab66d45699ce3d927c1b836">nvmctrl_registers_t::NVMCTRL_PBLDATA0</a></div><div class="ttdeci">__I uint32_t NVMCTRL_PBLDATA0</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:267</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_a70383ede64c9d94268d6753faad29ea0"><div class="ttname"><a href="structnvmctrl__registers__t.html#a70383ede64c9d94268d6753faad29ea0">nvmctrl_registers_t::NVMCTRL_CTRLB</a></div><div class="ttdeci">__IO uint32_t NVMCTRL_CTRLB</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:254</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_ac8f986082c3f48aba7b88c9c2c8b0e5c"><div class="ttname"><a href="structnvmctrl__registers__t.html#ac8f986082c3f48aba7b88c9c2c8b0e5c">nvmctrl_registers_t::NVMCTRL_PBLDATA1</a></div><div class="ttdeci">__I uint32_t NVMCTRL_PBLDATA1</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:268</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_ad00f0f84c19d3839e43a831bfeb6419a"><div class="ttname"><a href="structnvmctrl__registers__t.html#ad00f0f84c19d3839e43a831bfeb6419a">nvmctrl_registers_t::NVMCTRL_PARAM</a></div><div class="ttdeci">__IO uint32_t NVMCTRL_PARAM</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:255</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_add157f1b1ac5d36869106d44e215dd70"><div class="ttname"><a href="structnvmctrl__registers__t.html#add157f1b1ac5d36869106d44e215dd70">nvmctrl_registers_t::NVMCTRL_STATUS</a></div><div class="ttdeci">__IO uint16_t NVMCTRL_STATUS</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:262</div></div>
<div class="ttc" id="astructnvmctrl__registers__t_html_ae172e46cb849fd34d0e1766126b9420f"><div class="ttname"><a href="structnvmctrl__registers__t.html#ae172e46cb849fd34d0e1766126b9420f">nvmctrl_registers_t::NVMCTRL_INTFLAG</a></div><div class="ttdeci">__IO uint8_t NVMCTRL_INTFLAG</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:260</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>nvmctrl.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
