Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Apr 30 07:41:46 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ledtest_ice40up5k_impl_1.tws ledtest_ice40up5k_impl_1_syn.udb -gui

-----------------------------------------
Design:          led_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock c_clk12M
        2.2  Clock c_clk24M
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.1.3  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.1.4  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.1.5  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.1.6  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.1.7  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.1.8  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.2.3  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.2.4  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.2.5  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.2.6  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.2.7  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.2.8  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {U1/__/lscc_pll_inst/clk12M_c} -period 83.33333333 [get_nets clk12M_c]
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "c_clk12M"
=======================
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk12M                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk24M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "c_clk24M"
=======================
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk24M                          |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          49.880 ns |         20.048 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk12M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 88.3268%

3.1.2  Timing Errors
---------------------
Timing Errors: 86 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 567.623 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |   41.666 ns |   -8.214 ns |   19   |   49.881 ns |  20.048 MHz |       286      |       86       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |   41.666 ns |    7.532 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |   41.666 ns |    7.532 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |   41.666 ns |    7.532 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/ramp_count__i9/D                      |   -8.214 ns 
U1/ramp_count__i10/D                     |   -8.214 ns 
U1/steady_count__i12/D                   |   -8.214 ns 
U1/steady_count__i20/D                   |   -8.214 ns 
U1/steady_count__i11/D                   |   -8.214 ns 
U1/ramp_count__i11/D                     |   -8.214 ns 
U1/steady_count__i10/D                   |   -8.214 ns 
U1/ramp_count__i12/D                     |   -8.214 ns 
U1/ramp_count__i13/D                     |   -8.214 ns 
U1/ramp_count__i14/D                     |   -8.214 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          86 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |    0.000 ns |    1.671 ns |    1   |        ---- |        ---- |       286      |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    0.000 ns |   12.960 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    0.000 ns |   12.960 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    0.000 ns |   12.960 ns |    2   |        ---- |        ---- |        1       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/grn_peak_i2/D                         |    1.671 ns 
U1/off_max_cnt_i1/D                      |    1.671 ns 
U1/ramp_max_cnt_i1/D                     |    1.671 ns 
U1/red_peak_i1/D                         |    4.196 ns 
U1/grn_peak_i1/D                         |    4.196 ns 
U1/curr_blu_i17/D                        |    4.196 ns 
U1/curr_blu_i16/D                        |    4.196 ns 
U1/curr_blu_i15/D                        |    4.196 ns 
U1/curr_blu_i14/D                        |    4.196 ns 
U1/curr_blu_i13/D                        |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
U1/grn_peak_i1/SR                       |           No arrival time
U1/curr_blu_i17/SR                      |           No arrival time
U1/RGB_color_s_i1/SR                    |           No arrival time
U1/curr_blu_i16/SR                      |           No arrival time
U1/blu_peak_i1/SR                       |           No arrival time
U1/curr_blu_i15/SR                      |           No arrival time
U1/off_max_cnt_i1/SR                    |           No arrival time
U1/curr_blu_i14/SR                      |           No arrival time
U1/ramp_max_cnt_i1/SR                   |           No arrival time
U1/curr_blu_i13/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       239
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 7 Start or End Points      |           Type           
-------------------------------------------------------------------
rst                                     |                     input
color_sel[1]                            |                     input
color_sel[0]                            |                     input
RGB_Blink_En                            |                     input
REDn                                    |                    output
BLUn                                    |                    output
GRNn                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         7
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
286 endpoints scored, 86 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i14/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1713_2_lut/B->U1/i1713_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2645                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i15/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1714_2_lut/B->U1/i1714_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2647                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i16/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1715_2_lut/B->U1/i1715_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2649                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i13/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1712_2_lut/B->U1/i1712_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2643                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i17/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1716_2_lut/B->U1/i1716_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2651                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i18/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1717_2_lut/B->U1/i1717_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2653                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/steady_count__i19/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1718_2_lut/B->U1/i1718_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2655                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/ramp_count__i0/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1540_2_lut/B->U1/i1540_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2561                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/ramp_count__i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1543_2_lut/B->U1/i1543_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2563                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/off_max_cnt_i2/Q
Path End         : U1/ramp_count__i2/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 19
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -8.214 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                            49.682
------------------------------------------   ------
End-of-path arrival time( ns )               62.792

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/off_max_cnt_i2/CK->U1/off_max_cnt_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  23      
U1/off_max_cnt[27]                                        NET DELAY      0.280        14.781  1       
U1/LessThan_61_i9_2_lut/A->U1/LessThan_61_i9_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        15.258  1       
U1/n9_adj_917                                             NET DELAY      2.075        17.333  1       
U1/i4986_4_lut/A->U1/i4986_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        17.810  1       
U1/n7467                                                  NET DELAY      2.075        19.885  1       
U1/i5002_4_lut_4_lut/D->U1/i5002_4_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.362  1       
U1/n7483                                                  NET DELAY      2.075        22.437  1       
U1/i4818_4_lut/D->U1/i4818_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        22.914  1       
U1/n7299                                                  NET DELAY      2.075        24.989  1       
U1/i5038_3_lut/B->U1/i5038_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        25.466  1       
U1/n7519                                                  NET DELAY      2.075        27.541  1       
U1/i5064_4_lut/D->U1/i5064_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        28.018  1       
U1/n7545                                                  NET DELAY      2.075        30.093  1       
U1/i4776_4_lut/D->U1/i4776_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        30.570  1       
U1/n7257                                                  NET DELAY      2.075        32.645  1       
U1/i5094_3_lut/B->U1/i5094_3_lut/Z        LUT4            B_TO_Z_DELAY   0.477        33.122  1       
U1/n7575                                                  NET DELAY      2.075        35.197  1       
U1/i5168_4_lut/D->U1/i5168_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        35.674  1       
U1/n7649                                                  NET DELAY      2.075        37.749  1       
U1/i5172_4_lut/D->U1/i5172_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        38.226  1       
U1/n7653                                                  NET DELAY      2.075        40.301  1       
U1/i5176_4_lut/D->U1/i5176_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        40.778  1       
U1/n7657                                                  NET DELAY      2.075        42.853  1       
U1/i4918_4_lut/D->U1/i4918_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        43.330  1       
U1/n7399                                                  NET DELAY      2.075        45.405  1       
U1/i4924_4_lut/D->U1/i4924_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        45.882  1       
U1/n7405                                                  NET DELAY      2.075        47.957  1       
U1/i5178_4_lut/D->U1/i5178_4_lut/Z        LUT4            D_TO_Z_DELAY   0.477        48.434  1       
U1/n7659                                                  NET DELAY      2.075        50.509  1       
U1/i5111_4_lut/A->U1/i5111_4_lut/Z        LUT4            A_TO_Z_DELAY   0.477        50.986  3       
U1/n611                                                   NET DELAY      2.075        53.061  1       
U1/i279_3_lut/B->U1/i279_3_lut/Z          LUT4            B_TO_Z_DELAY   0.477        53.538  1       
U1/n1034                                                  NET DELAY      2.075        55.613  1       
U1/i288_4_lut/A->U1/i288_4_lut/Z          LUT4            A_TO_Z_DELAY   0.477        56.090  56      
U1/n1979                                                  NET DELAY      4.150        60.240  1       
U1/i1547_2_lut/B->U1/i1547_2_lut/Z        LUT4            B_TO_Z_DELAY   0.477        60.717  1       
U1/n2565                                                  NET DELAY      2.075        62.792  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.4% (route), 92.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.532 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.759
------------------------------------------   ------
End-of-path arrival time( ns )               16.869

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/red_pwm/CK->U1/red_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
RED_c                                                     NET DELAY             0.280        14.781  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  2.088        16.869  1       
RED                                                       NET DELAY             0.000        16.869  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.4  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.4% (route), 92.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.532 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.759
------------------------------------------   ------
End-of-path arrival time( ns )               16.869

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/blu_pwm/CK->U1/blu_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
BLU_c                                                     NET DELAY             0.280        14.781  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  2.088        16.869  1       
BLU                                                       NET DELAY             0.000        16.869  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.5  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.4% (route), 92.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.532 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Generated Clock Source Latency                    2.735
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.759
------------------------------------------   ------
End-of-path arrival time( ns )               16.869

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
GRN_c                                                     NET DELAY             0.280        14.781  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  2.088        16.869  1       
GRN                                                       NET DELAY             0.000        16.869  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.6  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.7  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.8  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
286 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/grn_peak_i2/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             1.671
------------------------------------------   ------
End-of-path arrival time( ns )               14.781

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY      0.280        14.781  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/ramp_max_cnt_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             1.671
------------------------------------------   ------
End-of-path arrival time( ns )               14.781

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/BreatheRamp_s_i1/CK->U1/BreatheRamp_s_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  5       
U1/BreatheRamp_s[2]                                       NET DELAY      0.280        14.781  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BlinkRate_s_i1/Q
Path End         : U1/off_max_cnt_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.671 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             1.671
------------------------------------------   ------
End-of-path arrival time( ns )               14.781

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/BlinkRate_s_i1/CK->U1/BlinkRate_s_i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  8       
U1/BlinkRate_s[2]                                         NET DELAY      0.280        14.781  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/red_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY      0.280        14.781  1       
U1/i403_1_lut/A->U1/i403_1_lut/Z          LUT4            A_TO_Z_DELAY   0.450        15.231  1       
U1/red_set[1]                                             NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_peak_i1/Q
Path End         : U1/blu_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/blu_peak_i1/CK->U1/blu_peak_i1/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  3       
U1/blu_peak[30]                                           NET DELAY      0.280        14.781  1       
U1/select_20_Select_4_i2_2_lut/A->U1/select_20_Select_4_i2_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        15.231  1       
U1/blu_intensity_step_31__N_229[4]                        NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_peak_i1/Q
Path End         : U1/grn_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/grn_peak_i1/CK->U1/grn_peak_i1/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  3       
U1/grn_peak[29]                                           NET DELAY      0.280        14.781  1       
U1/select_19_Select_3_i2_2_lut/A->U1/select_19_Select_3_i2_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        15.231  1       
U1/grn_intensity_step_31__N_197[3]                        NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_peak_i1/Q
Path End         : U1/red_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/red_peak_i1/CK->U1/red_peak_i1/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  3       
U1/red_peak[30]                                           NET DELAY      0.280        14.781  1       
U1/select_18_Select_4_i2_2_lut/A->U1/select_18_Select_4_i2_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        15.231  1       
U1/red_intensity_step_31__N_165[4]                        NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_peak_i2/Q
Path End         : U1/grn_intensity_step_i2/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/grn_peak_i2/CK->U1/grn_peak_i2/Q       FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  3       
U1/grn_peak[30]                                           NET DELAY      0.280        14.781  1       
U1/select_19_Select_4_i2_2_lut/A->U1/select_19_Select_4_i2_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        15.231  1       
U1/grn_intensity_step_31__N_197[4]                        NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/blu_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY      0.280        14.781  1       
U1/i1537_2_lut/B->U1/i1537_2_lut/Z        LUT4            B_TO_Z_DELAY   0.450        15.231  1       
U1/blu_set[1]                                             NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/grn_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     10.375
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             4.196
------------------------------------------   ------
End-of-path arrival time( ns )               17.306

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY      0.280        14.781  1       
U1/i1580_2_lut_2_lut/B->U1/i1580_2_lut_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450        15.231  1       
U1/grn_set[0]                                             NET DELAY      2.075        17.306  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.4  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.5  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.6  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.8% (route), 92.2% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 12.960 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.585
------------------------------------------   ------
End-of-path arrival time( ns )               16.695

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/red_pwm/CK->U1/red_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
RED_c                                                     NET DELAY             0.280        14.781  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  1.914        16.695  1       
RED                                                       NET DELAY             0.000        16.695  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.7  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.8% (route), 92.2% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 12.960 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.585
------------------------------------------   ------
End-of-path arrival time( ns )               16.695

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/blu_pwm/CK->U1/blu_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
BLU_c                                                     NET DELAY             0.280        14.781  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  1.914        16.695  1       
BLU                                                       NET DELAY             0.000        16.695  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.8  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 7.8% (route), 92.2% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 12.960 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Generated Clock Source Latency                    2.735
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      0.000
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Generated Clock Source Latency              2.735
+ Source Clock Path Delay                    10.375
+ Data Path Delay                             3.585
------------------------------------------   ------
End-of-path arrival time( ns )               16.695

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY   2.735         2.735  235     
U1/clk24M                                                 NET DELAY      10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               FD1P3XZ         CK_TO_Q_DELAY         1.391        14.501  2       
GRN_c                                                     NET DELAY             0.280        14.781  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      BB_B            PADDO_TO_IOPAD_DELAY  1.914        16.695  1       
GRN                                                       NET DELAY             0.000        16.695  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.735         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

