

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Oct 28 23:46:32 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  1843993|  49294645|  1843994|  49294646|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |                         |              |       Latency      |      Interval      | Pipeline|
        |         Instance        |    Module    |   min   |    max   |   min   |    max   |   Type  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+
        |grp_dut_max_pool_fu_437  |dut_max_pool  |     5698|     43746|     5698|     43746|   none  |
        |grp_dut_conv_fu_479      |dut_conv      |    33057|  23643201|    33057|  23643201|   none  |
        |grp_dut_reshape_fu_579   |dut_reshape   |      162|       162|      162|       162|   none  |
        |grp_dut_dense_1_fu_587   |dut_dense_1   |  1709313|   1709313|  1709313|   1709313|   none  |
        |grp_dut_dense_fu_612     |dut_dense     |    33491|     33491|    33491|     33491|   none  |
        |grp_dut_pad_fu_622       |dut_pad       |    11604|     88738|    11604|     88738|   none  |
        +-------------------------+--------------+---------+----------+---------+----------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        |- Loop 2     |   18|   18|         2|          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     45|    8684|  30333|
|Memory           |       64|      -|      32|     96|
|Multiplexer      |        -|      -|       -|   1229|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       76|     45|    8837|  31721|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       27|     20|       8|     59|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+-------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------+--------------+---------+-------+------+-------+
    |grp_dut_conv_fu_479      |dut_conv      |        2|     21|  4885|   5604|
    |grp_dut_dense_fu_612     |dut_dense     |        1|      5|  1048|   1876|
    |grp_dut_dense_1_fu_587   |dut_dense_1   |        9|      5|  1047|   1871|
    |grp_dut_max_pool_fu_437  |dut_max_pool  |        0|      9|   891|  16584|
    |grp_dut_pad_fu_622       |dut_pad       |        0|      5|   456|    658|
    |grp_dut_reshape_fu_579   |dut_reshape   |        0|      0|   357|   3740|
    +-------------------------+--------------+---------+-------+------+-------+
    |Total                    |              |       12|     45|  8684|  30333|
    +-------------------------+--------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+---+----+------+-----+------+-------------+
    |input_0_U          |dut_input_0          |        0|  2|   6|   324|    1|     1|          324|
    |input_1_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_2_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_3_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_4_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_5_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_6_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_7_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_8_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_9_U          |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_10_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_11_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_12_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_13_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_14_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |input_15_U         |dut_input_1          |        0|  2|   6|   324|    1|     1|          324|
    |mem_conv1_0_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_1_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_2_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_3_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_4_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_5_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_6_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_7_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_8_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_9_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_10_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_11_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_12_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_13_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_14_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv1_15_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_0_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_1_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_2_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_3_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_4_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_5_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_6_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_7_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_8_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_9_U      |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_10_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_11_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_12_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_13_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_14_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |mem_conv2_15_U     |dut_mem_conv1_0      |        1|  0|   0|   324|    1|     1|          324|
    |threshold1_V_0_U   |dut_threshold1_V_0   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_1_U   |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_13_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_14_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_15_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_7_U   |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_8_U   |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_9_U   |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_10_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_11_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_12_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_13_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_14_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_15_U  |dut_threshold1_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_10_U  |dut_threshold1_V_10  |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_11_U  |dut_threshold1_V_11  |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_12_U  |dut_threshold1_V_12  |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_2_U   |dut_threshold1_V_2   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_3_U   |dut_threshold1_V_3   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_4_U   |dut_threshold1_V_4   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_5_U   |dut_threshold1_V_5   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_6_U   |dut_threshold1_V_6   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_7_U   |dut_threshold1_V_7   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_8_U   |dut_threshold1_V_8   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold1_V_9_U   |dut_threshold1_V_9   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_0_U   |dut_threshold2_V_0   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_1_U   |dut_threshold2_V_1   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_2_U   |dut_threshold2_V_2   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_3_U   |dut_threshold2_V_3   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_4_U   |dut_threshold2_V_4   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_5_U   |dut_threshold2_V_5   |        1|  0|   0|   324|    8|     1|         2592|
    |threshold2_V_6_U   |dut_threshold2_V_6   |        1|  0|   0|   324|    8|     1|         2592|
    +-------------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                     |       64| 32|  96| 25920|  304|    80|        98496|
    +-------------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_670_p2         |     +    |      0|  0|   4|           4|           1|
    |i_3_fu_741_p2         |     +    |      0|  0|   4|           4|           1|
    |j_fu_702_p2           |     +    |      0|  0|   6|           6|           1|
    |tmp_7_fu_716_p2       |     +    |      0|  0|   8|           8|           8|
    |ap_sig_324            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_345            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_664_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_696_p2    |   icmp   |      0|  0|   3|           6|           7|
    |exitcond_i_fu_730_p2  |   icmp   |      0|  0|   2|           4|           4|
    |phitmp_i_fu_747_p3    |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  63|          39|          61|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_402                      |   6|          2|    6|         12|
    |ap_NS_fsm                              |  18|         23|    1|         23|
    |grp_dut_conv_fu_479_I                  |   6|          3|    6|         18|
    |grp_dut_conv_fu_479_L                  |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_M                  |   7|          3|    7|         21|
    |grp_dut_conv_fu_479_N                  |   7|          3|    7|         21|
    |grp_dut_conv_fu_479_input_0_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_10_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_11_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_12_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_13_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_14_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_15_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_1_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_2_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_3_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_4_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_5_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_6_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_7_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_8_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_input_9_q0         |   1|          3|    1|          3|
    |grp_dut_conv_fu_479_threshold_0_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_10_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_11_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_12_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_13_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_14_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_15_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_1_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_2_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_3_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_4_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_5_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_6_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_7_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_8_V_q0   |   8|          3|    8|         24|
    |grp_dut_conv_fu_479_threshold_9_V_q0   |   8|          3|    8|         24|
    |grp_dut_max_pool_fu_437_I              |   6|          3|    6|         18|
    |grp_dut_max_pool_fu_437_M              |   7|          3|    7|         21|
    |grp_dut_max_pool_fu_437_input_0_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_0_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_10_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_10_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_11_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_11_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_12_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_12_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_13_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_13_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_14_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_14_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_15_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_15_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_1_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_1_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_2_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_2_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_3_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_3_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_4_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_4_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_5_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_5_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_6_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_6_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_7_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_7_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_8_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_8_q1     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_9_q0     |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_437_input_9_q1     |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_I                   |   6|          3|    6|         18|
    |grp_dut_pad_fu_622_M                   |   7|          3|    7|         21|
    |grp_dut_pad_fu_622_input_0_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_10_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_11_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_12_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_13_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_14_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_15_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_1_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_2_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_3_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_4_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_5_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_6_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_7_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_8_q0          |   1|          3|    1|          3|
    |grp_dut_pad_fu_622_input_9_q0          |   1|          3|    1|          3|
    |i_reg_391                              |   4|          2|    4|          8|
    |input_0_address0                       |   9|          3|    9|         27|
    |input_0_ce0                            |   1|          3|    1|          3|
    |max_id_V_reg_426                       |   4|          2|    4|          8|
    |mem_conv1_0_address0                   |  18|         11|    9|         99|
    |mem_conv1_0_address1                   |   9|          4|    9|         36|
    |mem_conv1_0_ce0                        |   4|         11|    1|         11|
    |mem_conv1_0_ce1                        |   1|          4|    1|          4|
    |mem_conv1_0_d0                         |   1|          6|    1|          6|
    |mem_conv1_0_d1                         |   1|          3|    1|          3|
    |mem_conv1_0_we0                        |   1|          6|    1|          6|
    |mem_conv1_0_we1                        |   1|          3|    1|          3|
    |mem_conv1_10_address0                  |  18|          8|    9|         72|
    |mem_conv1_10_address1                  |   9|          3|    9|         27|
    |mem_conv1_10_ce0                       |   2|          8|    1|          8|
    |mem_conv1_10_ce1                       |   1|          3|    1|          3|
    |mem_conv1_10_d0                        |   1|          4|    1|          4|
    |mem_conv1_10_we0                       |   1|          4|    1|          4|
    |mem_conv1_10_we1                       |   1|          2|    1|          2|
    |mem_conv1_11_address0                  |  18|          8|    9|         72|
    |mem_conv1_11_address1                  |   9|          3|    9|         27|
    |mem_conv1_11_ce0                       |   2|          8|    1|          8|
    |mem_conv1_11_ce1                       |   1|          3|    1|          3|
    |mem_conv1_11_d0                        |   1|          4|    1|          4|
    |mem_conv1_11_we0                       |   1|          4|    1|          4|
    |mem_conv1_11_we1                       |   1|          2|    1|          2|
    |mem_conv1_12_address0                  |  18|          8|    9|         72|
    |mem_conv1_12_address1                  |   9|          3|    9|         27|
    |mem_conv1_12_ce0                       |   2|          8|    1|          8|
    |mem_conv1_12_ce1                       |   1|          3|    1|          3|
    |mem_conv1_12_d0                        |   1|          4|    1|          4|
    |mem_conv1_12_we0                       |   1|          4|    1|          4|
    |mem_conv1_12_we1                       |   1|          2|    1|          2|
    |mem_conv1_13_address0                  |  18|          8|    9|         72|
    |mem_conv1_13_address1                  |   9|          3|    9|         27|
    |mem_conv1_13_ce0                       |   2|          8|    1|          8|
    |mem_conv1_13_ce1                       |   1|          3|    1|          3|
    |mem_conv1_13_d0                        |   1|          4|    1|          4|
    |mem_conv1_13_we0                       |   1|          4|    1|          4|
    |mem_conv1_13_we1                       |   1|          2|    1|          2|
    |mem_conv1_14_address0                  |  18|          8|    9|         72|
    |mem_conv1_14_address1                  |   9|          3|    9|         27|
    |mem_conv1_14_ce0                       |   2|          8|    1|          8|
    |mem_conv1_14_ce1                       |   1|          3|    1|          3|
    |mem_conv1_14_d0                        |   1|          4|    1|          4|
    |mem_conv1_14_we0                       |   1|          4|    1|          4|
    |mem_conv1_14_we1                       |   1|          2|    1|          2|
    |mem_conv1_15_address0                  |  18|          8|    9|         72|
    |mem_conv1_15_address1                  |   9|          3|    9|         27|
    |mem_conv1_15_ce0                       |   2|          8|    1|          8|
    |mem_conv1_15_ce1                       |   1|          3|    1|          3|
    |mem_conv1_15_d0                        |   1|          4|    1|          4|
    |mem_conv1_15_we0                       |   1|          4|    1|          4|
    |mem_conv1_15_we1                       |   1|          2|    1|          2|
    |mem_conv1_1_address0                   |  18|          9|    9|         81|
    |mem_conv1_1_address1                   |   9|          4|    9|         36|
    |mem_conv1_1_ce0                        |   4|          9|    1|          9|
    |mem_conv1_1_ce1                        |   1|          4|    1|          4|
    |mem_conv1_1_d0                         |   1|          5|    1|          5|
    |mem_conv1_1_d1                         |   1|          3|    1|          3|
    |mem_conv1_1_we0                        |   1|          5|    1|          5|
    |mem_conv1_1_we1                        |   1|          3|    1|          3|
    |mem_conv1_2_address0                   |  18|          8|    9|         72|
    |mem_conv1_2_address1                   |   9|          3|    9|         27|
    |mem_conv1_2_ce0                        |   2|          8|    1|          8|
    |mem_conv1_2_ce1                        |   1|          3|    1|          3|
    |mem_conv1_2_d0                         |   1|          4|    1|          4|
    |mem_conv1_2_we0                        |   1|          4|    1|          4|
    |mem_conv1_2_we1                        |   1|          2|    1|          2|
    |mem_conv1_3_address0                   |  18|          8|    9|         72|
    |mem_conv1_3_address1                   |   9|          3|    9|         27|
    |mem_conv1_3_ce0                        |   2|          8|    1|          8|
    |mem_conv1_3_ce1                        |   1|          3|    1|          3|
    |mem_conv1_3_d0                         |   1|          4|    1|          4|
    |mem_conv1_3_we0                        |   1|          4|    1|          4|
    |mem_conv1_3_we1                        |   1|          2|    1|          2|
    |mem_conv1_4_address0                   |  18|          8|    9|         72|
    |mem_conv1_4_address1                   |   9|          3|    9|         27|
    |mem_conv1_4_ce0                        |   2|          8|    1|          8|
    |mem_conv1_4_ce1                        |   1|          3|    1|          3|
    |mem_conv1_4_d0                         |   1|          4|    1|          4|
    |mem_conv1_4_we0                        |   1|          4|    1|          4|
    |mem_conv1_4_we1                        |   1|          2|    1|          2|
    |mem_conv1_5_address0                   |  18|          8|    9|         72|
    |mem_conv1_5_address1                   |   9|          3|    9|         27|
    |mem_conv1_5_ce0                        |   2|          8|    1|          8|
    |mem_conv1_5_ce1                        |   1|          3|    1|          3|
    |mem_conv1_5_d0                         |   1|          4|    1|          4|
    |mem_conv1_5_we0                        |   1|          4|    1|          4|
    |mem_conv1_5_we1                        |   1|          2|    1|          2|
    |mem_conv1_6_address0                   |  18|          8|    9|         72|
    |mem_conv1_6_address1                   |   9|          3|    9|         27|
    |mem_conv1_6_ce0                        |   2|          8|    1|          8|
    |mem_conv1_6_ce1                        |   1|          3|    1|          3|
    |mem_conv1_6_d0                         |   1|          4|    1|          4|
    |mem_conv1_6_we0                        |   1|          4|    1|          4|
    |mem_conv1_6_we1                        |   1|          2|    1|          2|
    |mem_conv1_7_address0                   |  18|          8|    9|         72|
    |mem_conv1_7_address1                   |   9|          3|    9|         27|
    |mem_conv1_7_ce0                        |   2|          8|    1|          8|
    |mem_conv1_7_ce1                        |   1|          3|    1|          3|
    |mem_conv1_7_d0                         |   1|          4|    1|          4|
    |mem_conv1_7_we0                        |   1|          4|    1|          4|
    |mem_conv1_7_we1                        |   1|          2|    1|          2|
    |mem_conv1_8_address0                   |  18|          8|    9|         72|
    |mem_conv1_8_address1                   |   9|          3|    9|         27|
    |mem_conv1_8_ce0                        |   2|          8|    1|          8|
    |mem_conv1_8_ce1                        |   1|          3|    1|          3|
    |mem_conv1_8_d0                         |   1|          4|    1|          4|
    |mem_conv1_8_we0                        |   1|          4|    1|          4|
    |mem_conv1_8_we1                        |   1|          2|    1|          2|
    |mem_conv1_9_address0                   |  18|          8|    9|         72|
    |mem_conv1_9_address1                   |   9|          3|    9|         27|
    |mem_conv1_9_ce0                        |   2|          8|    1|          8|
    |mem_conv1_9_ce1                        |   1|          3|    1|          3|
    |mem_conv1_9_d0                         |   1|          4|    1|          4|
    |mem_conv1_9_we0                        |   1|          4|    1|          4|
    |mem_conv1_9_we1                        |   1|          2|    1|          2|
    |mem_conv2_0_address0                   |  18|          9|    9|         81|
    |mem_conv2_0_address1                   |   9|          4|    9|         36|
    |mem_conv2_0_ce0                        |   4|          9|    1|          9|
    |mem_conv2_0_ce1                        |   1|          4|    1|          4|
    |mem_conv2_0_d0                         |   1|          5|    1|          5|
    |mem_conv2_0_we0                        |   1|          5|    1|          5|
    |mem_conv2_0_we1                        |   1|          2|    1|          2|
    |mem_conv2_10_address0                  |   9|          6|    9|         54|
    |mem_conv2_10_address1                  |   9|          3|    9|         27|
    |mem_conv2_10_ce0                       |   1|          6|    1|          6|
    |mem_conv2_10_ce1                       |   1|          3|    1|          3|
    |mem_conv2_10_d0                        |   1|          4|    1|          4|
    |mem_conv2_10_we0                       |   1|          4|    1|          4|
    |mem_conv2_10_we1                       |   1|          2|    1|          2|
    |mem_conv2_11_address0                  |   9|          6|    9|         54|
    |mem_conv2_11_address1                  |   9|          3|    9|         27|
    |mem_conv2_11_ce0                       |   1|          6|    1|          6|
    |mem_conv2_11_ce1                       |   1|          3|    1|          3|
    |mem_conv2_11_d0                        |   1|          4|    1|          4|
    |mem_conv2_11_we0                       |   1|          4|    1|          4|
    |mem_conv2_11_we1                       |   1|          2|    1|          2|
    |mem_conv2_12_address0                  |   9|          6|    9|         54|
    |mem_conv2_12_address1                  |   9|          3|    9|         27|
    |mem_conv2_12_ce0                       |   1|          6|    1|          6|
    |mem_conv2_12_ce1                       |   1|          3|    1|          3|
    |mem_conv2_12_d0                        |   1|          4|    1|          4|
    |mem_conv2_12_we0                       |   1|          4|    1|          4|
    |mem_conv2_12_we1                       |   1|          2|    1|          2|
    |mem_conv2_13_address0                  |   9|          6|    9|         54|
    |mem_conv2_13_address1                  |   9|          3|    9|         27|
    |mem_conv2_13_ce0                       |   1|          6|    1|          6|
    |mem_conv2_13_ce1                       |   1|          3|    1|          3|
    |mem_conv2_13_d0                        |   1|          4|    1|          4|
    |mem_conv2_13_we0                       |   1|          4|    1|          4|
    |mem_conv2_13_we1                       |   1|          2|    1|          2|
    |mem_conv2_14_address0                  |   9|          6|    9|         54|
    |mem_conv2_14_address1                  |   9|          3|    9|         27|
    |mem_conv2_14_ce0                       |   1|          6|    1|          6|
    |mem_conv2_14_ce1                       |   1|          3|    1|          3|
    |mem_conv2_14_d0                        |   1|          4|    1|          4|
    |mem_conv2_14_we0                       |   1|          4|    1|          4|
    |mem_conv2_14_we1                       |   1|          2|    1|          2|
    |mem_conv2_15_address0                  |   9|          6|    9|         54|
    |mem_conv2_15_address1                  |   9|          3|    9|         27|
    |mem_conv2_15_ce0                       |   1|          6|    1|          6|
    |mem_conv2_15_ce1                       |   1|          3|    1|          3|
    |mem_conv2_15_d0                        |   1|          4|    1|          4|
    |mem_conv2_15_we0                       |   1|          4|    1|          4|
    |mem_conv2_15_we1                       |   1|          2|    1|          2|
    |mem_conv2_1_address0                   |   9|          7|    9|         63|
    |mem_conv2_1_address1                   |   9|          4|    9|         36|
    |mem_conv2_1_ce0                        |   1|          7|    1|          7|
    |mem_conv2_1_ce1                        |   1|          4|    1|          4|
    |mem_conv2_1_d0                         |   1|          4|    1|          4|
    |mem_conv2_1_we0                        |   1|          4|    1|          4|
    |mem_conv2_1_we1                        |   1|          2|    1|          2|
    |mem_conv2_2_address0                   |   9|          6|    9|         54|
    |mem_conv2_2_address1                   |   9|          3|    9|         27|
    |mem_conv2_2_ce0                        |   1|          6|    1|          6|
    |mem_conv2_2_ce1                        |   1|          3|    1|          3|
    |mem_conv2_2_d0                         |   1|          4|    1|          4|
    |mem_conv2_2_we0                        |   1|          4|    1|          4|
    |mem_conv2_2_we1                        |   1|          2|    1|          2|
    |mem_conv2_3_address0                   |   9|          6|    9|         54|
    |mem_conv2_3_address1                   |   9|          3|    9|         27|
    |mem_conv2_3_ce0                        |   1|          6|    1|          6|
    |mem_conv2_3_ce1                        |   1|          3|    1|          3|
    |mem_conv2_3_d0                         |   1|          4|    1|          4|
    |mem_conv2_3_we0                        |   1|          4|    1|          4|
    |mem_conv2_3_we1                        |   1|          2|    1|          2|
    |mem_conv2_4_address0                   |   9|          6|    9|         54|
    |mem_conv2_4_address1                   |   9|          3|    9|         27|
    |mem_conv2_4_ce0                        |   1|          6|    1|          6|
    |mem_conv2_4_ce1                        |   1|          3|    1|          3|
    |mem_conv2_4_d0                         |   1|          4|    1|          4|
    |mem_conv2_4_we0                        |   1|          4|    1|          4|
    |mem_conv2_4_we1                        |   1|          2|    1|          2|
    |mem_conv2_5_address0                   |   9|          6|    9|         54|
    |mem_conv2_5_address1                   |   9|          3|    9|         27|
    |mem_conv2_5_ce0                        |   1|          6|    1|          6|
    |mem_conv2_5_ce1                        |   1|          3|    1|          3|
    |mem_conv2_5_d0                         |   1|          4|    1|          4|
    |mem_conv2_5_we0                        |   1|          4|    1|          4|
    |mem_conv2_5_we1                        |   1|          2|    1|          2|
    |mem_conv2_6_address0                   |   9|          6|    9|         54|
    |mem_conv2_6_address1                   |   9|          3|    9|         27|
    |mem_conv2_6_ce0                        |   1|          6|    1|          6|
    |mem_conv2_6_ce1                        |   1|          3|    1|          3|
    |mem_conv2_6_d0                         |   1|          4|    1|          4|
    |mem_conv2_6_we0                        |   1|          4|    1|          4|
    |mem_conv2_6_we1                        |   1|          2|    1|          2|
    |mem_conv2_7_address0                   |   9|          6|    9|         54|
    |mem_conv2_7_address1                   |   9|          3|    9|         27|
    |mem_conv2_7_ce0                        |   1|          6|    1|          6|
    |mem_conv2_7_ce1                        |   1|          3|    1|          3|
    |mem_conv2_7_d0                         |   1|          4|    1|          4|
    |mem_conv2_7_we0                        |   1|          4|    1|          4|
    |mem_conv2_7_we1                        |   1|          2|    1|          2|
    |mem_conv2_8_address0                   |   9|          6|    9|         54|
    |mem_conv2_8_address1                   |   9|          3|    9|         27|
    |mem_conv2_8_ce0                        |   1|          6|    1|          6|
    |mem_conv2_8_ce1                        |   1|          3|    1|          3|
    |mem_conv2_8_d0                         |   1|          4|    1|          4|
    |mem_conv2_8_we0                        |   1|          4|    1|          4|
    |mem_conv2_8_we1                        |   1|          2|    1|          2|
    |mem_conv2_9_address0                   |   9|          6|    9|         54|
    |mem_conv2_9_address1                   |   9|          3|    9|         27|
    |mem_conv2_9_ce0                        |   1|          6|    1|          6|
    |mem_conv2_9_ce1                        |   1|          3|    1|          3|
    |mem_conv2_9_d0                         |   1|          4|    1|          4|
    |mem_conv2_9_we0                        |   1|          4|    1|          4|
    |mem_conv2_9_we1                        |   1|          2|    1|          2|
    |output_V_reg_413                       |  32|          2|   32|         64|
    |strm_in_V_V_blk_n                      |   1|          2|    1|          2|
    |strm_out_V_V_blk_n                     |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |1229|       1305| 1036|       4522|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Hi_assign_reg_402                        |   6|   0|    6|          0|
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_grp_dut_conv_fu_479_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_1_fu_587_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_fu_612_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_437_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_pad_fu_622_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_dut_reshape_fu_579_ap_start   |   1|   0|    1|          0|
    |i_2_reg_757                              |   4|   0|    4|          0|
    |i_3_reg_793                              |   4|   0|    4|          0|
    |i_reg_391                                |   4|   0|    4|          0|
    |max_id_V_cast2_reg_780                   |   4|   0|   32|         28|
    |max_id_V_reg_426                         |   4|   0|    4|          0|
    |output_V_reg_413                         |  32|   0|   32|          0|
    |tmp_V_1_reg_762                          |  32|   0|   32|          0|
    |tmp_s_reg_767                            |   3|   0|    8|          5|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 121|   0|  154|         33|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_i)
22 --> 
	21  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_25 [1/1] 0.00ns
:1  %empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: mem_conv1_0 [1/1] 2.39ns
:2  %mem_conv1_0 = alloca [324 x i1], align 1

ST_1: mem_conv1_1 [1/1] 2.39ns
:3  %mem_conv1_1 = alloca [324 x i1], align 1

ST_1: mem_conv1_2 [1/1] 2.39ns
:4  %mem_conv1_2 = alloca [324 x i1], align 1

ST_1: mem_conv1_3 [1/1] 2.39ns
:5  %mem_conv1_3 = alloca [324 x i1], align 1

ST_1: mem_conv1_4 [1/1] 2.39ns
:6  %mem_conv1_4 = alloca [324 x i1], align 1

ST_1: mem_conv1_5 [1/1] 2.39ns
:7  %mem_conv1_5 = alloca [324 x i1], align 1

ST_1: mem_conv1_6 [1/1] 2.39ns
:8  %mem_conv1_6 = alloca [324 x i1], align 1

ST_1: mem_conv1_7 [1/1] 2.39ns
:9  %mem_conv1_7 = alloca [324 x i1], align 1

ST_1: mem_conv1_8 [1/1] 2.39ns
:10  %mem_conv1_8 = alloca [324 x i1], align 1

ST_1: mem_conv1_9 [1/1] 2.39ns
:11  %mem_conv1_9 = alloca [324 x i1], align 1

ST_1: mem_conv1_10 [1/1] 2.39ns
:12  %mem_conv1_10 = alloca [324 x i1], align 1

ST_1: mem_conv1_11 [1/1] 2.39ns
:13  %mem_conv1_11 = alloca [324 x i1], align 1

ST_1: mem_conv1_12 [1/1] 2.39ns
:14  %mem_conv1_12 = alloca [324 x i1], align 1

ST_1: mem_conv1_13 [1/1] 2.39ns
:15  %mem_conv1_13 = alloca [324 x i1], align 1

ST_1: mem_conv1_14 [1/1] 2.39ns
:16  %mem_conv1_14 = alloca [324 x i1], align 1

ST_1: mem_conv1_15 [1/1] 2.39ns
:17  %mem_conv1_15 = alloca [324 x i1], align 1

ST_1: mem_conv2_0 [1/1] 2.39ns
:18  %mem_conv2_0 = alloca [324 x i1], align 1

ST_1: mem_conv2_1 [1/1] 2.39ns
:19  %mem_conv2_1 = alloca [324 x i1], align 1

ST_1: mem_conv2_2 [1/1] 2.39ns
:20  %mem_conv2_2 = alloca [324 x i1], align 1

ST_1: mem_conv2_3 [1/1] 2.39ns
:21  %mem_conv2_3 = alloca [324 x i1], align 1

ST_1: mem_conv2_4 [1/1] 2.39ns
:22  %mem_conv2_4 = alloca [324 x i1], align 1

ST_1: mem_conv2_5 [1/1] 2.39ns
:23  %mem_conv2_5 = alloca [324 x i1], align 1

ST_1: mem_conv2_6 [1/1] 2.39ns
:24  %mem_conv2_6 = alloca [324 x i1], align 1

ST_1: mem_conv2_7 [1/1] 2.39ns
:25  %mem_conv2_7 = alloca [324 x i1], align 1

ST_1: mem_conv2_8 [1/1] 2.39ns
:26  %mem_conv2_8 = alloca [324 x i1], align 1

ST_1: mem_conv2_9 [1/1] 2.39ns
:27  %mem_conv2_9 = alloca [324 x i1], align 1

ST_1: mem_conv2_10 [1/1] 2.39ns
:28  %mem_conv2_10 = alloca [324 x i1], align 1

ST_1: mem_conv2_11 [1/1] 2.39ns
:29  %mem_conv2_11 = alloca [324 x i1], align 1

ST_1: mem_conv2_12 [1/1] 2.39ns
:30  %mem_conv2_12 = alloca [324 x i1], align 1

ST_1: mem_conv2_13 [1/1] 2.39ns
:31  %mem_conv2_13 = alloca [324 x i1], align 1

ST_1: mem_conv2_14 [1/1] 2.39ns
:32  %mem_conv2_14 = alloca [324 x i1], align 1

ST_1: mem_conv2_15 [1/1] 2.39ns
:33  %mem_conv2_15 = alloca [324 x i1], align 1

ST_1: stg_57 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

ST_1: stg_58 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

ST_1: stg_59 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: input_0 [1/1] 2.39ns
:37  %input_0 = alloca [324 x i1], align 1

ST_1: input_1 [1/1] 2.39ns
:38  %input_1 = alloca [324 x i1], align 1

ST_1: input_2 [1/1] 2.39ns
:39  %input_2 = alloca [324 x i1], align 1

ST_1: input_3 [1/1] 2.39ns
:40  %input_3 = alloca [324 x i1], align 1

ST_1: input_4 [1/1] 2.39ns
:41  %input_4 = alloca [324 x i1], align 1

ST_1: input_5 [1/1] 2.39ns
:42  %input_5 = alloca [324 x i1], align 1

ST_1: input_6 [1/1] 2.39ns
:43  %input_6 = alloca [324 x i1], align 1

ST_1: input_7 [1/1] 2.39ns
:44  %input_7 = alloca [324 x i1], align 1

ST_1: input_8 [1/1] 2.39ns
:45  %input_8 = alloca [324 x i1], align 1

ST_1: input_9 [1/1] 2.39ns
:46  %input_9 = alloca [324 x i1], align 1

ST_1: input_10 [1/1] 2.39ns
:47  %input_10 = alloca [324 x i1], align 1

ST_1: input_11 [1/1] 2.39ns
:48  %input_11 = alloca [324 x i1], align 1

ST_1: input_12 [1/1] 2.39ns
:49  %input_12 = alloca [324 x i1], align 1

ST_1: input_13 [1/1] 2.39ns
:50  %input_13 = alloca [324 x i1], align 1

ST_1: input_14 [1/1] 2.39ns
:51  %input_14 = alloca [324 x i1], align 1

ST_1: input_15 [1/1] 2.39ns
:52  %input_15 = alloca [324 x i1], align 1

ST_1: stg_76 [1/1] 1.57ns
:53  br label %.loopexit


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty_26 [1/1] 0.00ns
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_2 [1/1] 0.80ns
.loopexit:3  %i_2 = add i4 %i, 1

ST_2: stg_81 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %3, label %1

ST_2: tmp_V_1 [1/1] 4.38ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i4 %i to i3

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

ST_2: stg_85 [1/1] 1.57ns
:3  br label %2

ST_2: stg_86 [2/2] 2.76ns
:0  call fastcc void @dut_pad([324 x i1]* %input_0, [324 x i1]* %input_1, [324 x i1]* %input_2, [324 x i1]* %input_3, [324 x i1]* %input_4, [324 x i1]* %input_5, [324 x i1]* %input_6, [324 x i1]* %input_7, [324 x i1]* %input_8, [324 x i1]* %input_9, [324 x i1]* %input_10, [324 x i1]* %input_11, [324 x i1]* %input_12, [324 x i1]* %input_13, [324 x i1]* %input_14, [324 x i1]* %input_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, i7 1, i6 16)


 <State 3>: 4.11ns
ST_3: Hi_assign [1/1] 0.00ns
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

ST_3: Hi_assign_cast4 [1/1] 0.00ns
:1  %Hi_assign_cast4 = zext i6 %Hi_assign to i8

ST_3: Hi_assign_cast3 [1/1] 0.00ns
:2  %Hi_assign_cast3 = zext i6 %Hi_assign to i32

ST_3: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %Hi_assign, -32

ST_3: empty_27 [1/1] 0.00ns
:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: j [1/1] 1.72ns
:5  %j = add i6 %Hi_assign, 1

ST_3: stg_93 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %branch0

ST_3: tmp_20 [1/1] 0.00ns
branch0:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast3)

ST_3: tmp_7 [1/1] 1.72ns
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast4

ST_3: newIndex1 [1/1] 0.00ns
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

ST_3: input_0_addr [1/1] 0.00ns
branch0:3  %input_0_addr = getelementptr [324 x i1]* %input_0, i64 0, i64 %newIndex1

ST_3: stg_98 [1/1] 2.39ns
branch0:4  store i1 %tmp_20, i1* %input_0_addr, align 1

ST_3: stg_99 [1/1] 0.00ns
branch0:5  br label %2


 <State 4>: 0.00ns
ST_4: stg_100 [1/2] 0.00ns
:0  call fastcc void @dut_pad([324 x i1]* %input_0, [324 x i1]* %input_1, [324 x i1]* %input_2, [324 x i1]* %input_3, [324 x i1]* %input_4, [324 x i1]* %input_5, [324 x i1]* %input_6, [324 x i1]* %input_7, [324 x i1]* %input_8, [324 x i1]* %input_9, [324 x i1]* %input_10, [324 x i1]* %input_11, [324 x i1]* %input_12, [324 x i1]* %input_13, [324 x i1]* %input_14, [324 x i1]* %input_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, i7 1, i6 16)


 <State 5>: 2.76ns
ST_5: stg_101 [2/2] 2.76ns
:1  call fastcc void @dut_conv([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i8]* @threshold1_V_0, [324 x i8]* @threshold1_V_1, [324 x i8]* @threshold1_V_2, [324 x i8]* @threshold1_V_3, [324 x i8]* @threshold1_V_4, [324 x i8]* @threshold1_V_5, [324 x i8]* @threshold1_V_6, [324 x i8]* @threshold1_V_7, [324 x i8]* @threshold1_V_8, [324 x i8]* @threshold1_V_9, [324 x i8]* @threshold1_V_10, [324 x i8]* @threshold1_V_11, [324 x i8]* @threshold1_V_12, [324 x i8]* @threshold1_V_13, [324 x i8]* @threshold1_V_14, [324 x i8]* @threshold1_V_15, i7 1, i7 16, i6 18, i1 false)


 <State 6>: 0.00ns
ST_6: stg_102 [1/2] 0.00ns
:1  call fastcc void @dut_conv([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i8]* @threshold1_V_0, [324 x i8]* @threshold1_V_1, [324 x i8]* @threshold1_V_2, [324 x i8]* @threshold1_V_3, [324 x i8]* @threshold1_V_4, [324 x i8]* @threshold1_V_5, [324 x i8]* @threshold1_V_6, [324 x i8]* @threshold1_V_7, [324 x i8]* @threshold1_V_8, [324 x i8]* @threshold1_V_9, [324 x i8]* @threshold1_V_10, [324 x i8]* @threshold1_V_11, [324 x i8]* @threshold1_V_12, [324 x i8]* @threshold1_V_13, [324 x i8]* @threshold1_V_14, [324 x i8]* @threshold1_V_15, i7 1, i7 16, i6 18, i1 false)


 <State 7>: 1.04ns
ST_7: stg_103 [2/2] 1.04ns
:2  call fastcc void @dut_max_pool([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, i7 16, i6 16)


 <State 8>: 0.00ns
ST_8: stg_104 [1/2] 0.00ns
:2  call fastcc void @dut_max_pool([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, i7 16, i6 16)


 <State 9>: 2.76ns
ST_9: stg_105 [2/2] 2.76ns
:3  call fastcc void @dut_pad([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, i7 16, i6 8)


 <State 10>: 0.00ns
ST_10: stg_106 [1/2] 0.00ns
:3  call fastcc void @dut_pad([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, i7 16, i6 8)


 <State 11>: 2.76ns
ST_11: stg_107 [2/2] 2.76ns
:4  call fastcc void @dut_conv([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i8]* @threshold2_V_0, [324 x i8]* @threshold2_V_1, [324 x i8]* @threshold2_V_2, [324 x i8]* @threshold2_V_3, [324 x i8]* @threshold2_V_4, [324 x i8]* @threshold2_V_5, [324 x i8]* @threshold2_V_6, [324 x i8]* @threshold2_V_7, [324 x i8]* @threshold2_V_8, [324 x i8]* @threshold2_V_9, [324 x i8]* @threshold2_V_10, [324 x i8]* @threshold2_V_11, [324 x i8]* @threshold2_V_12, [324 x i8]* @threshold2_V_13, [324 x i8]* @threshold2_V_14, [324 x i8]* @threshold2_V_15, i7 16, i7 32, i6 10, i1 true)


 <State 12>: 0.00ns
ST_12: stg_108 [1/2] 0.00ns
:4  call fastcc void @dut_conv([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i8]* @threshold2_V_0, [324 x i8]* @threshold2_V_1, [324 x i8]* @threshold2_V_2, [324 x i8]* @threshold2_V_3, [324 x i8]* @threshold2_V_4, [324 x i8]* @threshold2_V_5, [324 x i8]* @threshold2_V_6, [324 x i8]* @threshold2_V_7, [324 x i8]* @threshold2_V_8, [324 x i8]* @threshold2_V_9, [324 x i8]* @threshold2_V_10, [324 x i8]* @threshold2_V_11, [324 x i8]* @threshold2_V_12, [324 x i8]* @threshold2_V_13, [324 x i8]* @threshold2_V_14, [324 x i8]* @threshold2_V_15, i7 16, i7 32, i6 10, i1 true)


 <State 13>: 1.04ns
ST_13: stg_109 [2/2] 1.04ns
:5  call fastcc void @dut_max_pool([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, i7 32, i6 8)


 <State 14>: 0.00ns
ST_14: stg_110 [1/2] 0.00ns
:5  call fastcc void @dut_max_pool([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv2_2, [324 x i1]* %mem_conv2_3, [324 x i1]* %mem_conv2_4, [324 x i1]* %mem_conv2_5, [324 x i1]* %mem_conv2_6, [324 x i1]* %mem_conv2_7, [324 x i1]* %mem_conv2_8, [324 x i1]* %mem_conv2_9, [324 x i1]* %mem_conv2_10, [324 x i1]* %mem_conv2_11, [324 x i1]* %mem_conv2_12, [324 x i1]* %mem_conv2_13, [324 x i1]* %mem_conv2_14, [324 x i1]* %mem_conv2_15, i7 32, i6 8)


 <State 15>: 0.00ns
ST_15: stg_111 [2/2] 0.00ns
:6  call fastcc void @dut_reshape([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1)


 <State 16>: 0.00ns
ST_16: stg_112 [1/2] 0.00ns
:6  call fastcc void @dut_reshape([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv2_1, [324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1)


 <State 17>: 0.00ns
ST_17: stg_113 [2/2] 0.00ns
:7  call fastcc void @dut_dense.1([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0)


 <State 18>: 0.00ns
ST_18: stg_114 [1/2] 0.00ns
:7  call fastcc void @dut_dense.1([324 x i1]* %mem_conv1_0, [324 x i1]* %mem_conv1_1, [324 x i1]* %mem_conv1_2, [324 x i1]* %mem_conv1_3, [324 x i1]* %mem_conv1_4, [324 x i1]* %mem_conv1_5, [324 x i1]* %mem_conv1_6, [324 x i1]* %mem_conv1_7, [324 x i1]* %mem_conv1_8, [324 x i1]* %mem_conv1_9, [324 x i1]* %mem_conv1_10, [324 x i1]* %mem_conv1_11, [324 x i1]* %mem_conv1_12, [324 x i1]* %mem_conv1_13, [324 x i1]* %mem_conv1_14, [324 x i1]* %mem_conv1_15, [324 x i1]* %mem_conv2_0)


 <State 19>: 0.00ns
ST_19: stg_115 [2/2] 0.00ns
:8  call fastcc void @dut_dense([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv1_0)


 <State 20>: 1.57ns
ST_20: stg_116 [1/2] 0.00ns
:8  call fastcc void @dut_dense([324 x i1]* %mem_conv2_0, [324 x i1]* %mem_conv1_0)

ST_20: stg_117 [1/1] 1.57ns
:9  br label %4


 <State 21>: 4.38ns
ST_21: output_V [1/1] 0.00ns
:0  %output_V = phi i32 [ 0, %3 ], [ %phitmp_i, %._crit_edge.i ]

ST_21: max_id_V [1/1] 0.00ns
:1  %max_id_V = phi i4 [ 1, %3 ], [ %i_3, %._crit_edge.i ]

ST_21: max_id_V_cast2 [1/1] 0.00ns
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

ST_21: exitcond_i [1/1] 1.88ns
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

ST_21: empty_28 [1/1] 0.00ns
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_21: stg_123 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

ST_21: newIndex32_i [1/1] 0.00ns
._crit_edge.i:0  %newIndex32_i = zext i4 %max_id_V to i64

ST_21: mem_conv1_0_addr [1/1] 0.00ns
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [324 x i1]* %mem_conv1_0, i64 0, i64 %newIndex32_i

ST_21: mem_conv1_0_load [2/2] 2.39ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_21: i_3 [1/1] 0.80ns
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

ST_21: stg_128 [1/1] 4.38ns
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

ST_21: stg_129 [1/1] 0.00ns
bnn_xcel.exit:1  ret void


 <State 22>: 3.76ns
ST_22: mem_conv1_0_load [1/2] 2.39ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_22: phitmp_i [1/1] 1.37ns
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast2, i32 %output_V

ST_22: stg_132 [1/1] 0.00ns
._crit_edge.i:5  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ threshold1_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 00000000000000000000000]
empty_25         (specinterface    ) [ 00000000000000000000000]
mem_conv1_0      (alloca           ) [ 00111111111111111111111]
mem_conv1_1      (alloca           ) [ 00111111111111111110000]
mem_conv1_2      (alloca           ) [ 00111111111111111110000]
mem_conv1_3      (alloca           ) [ 00111111111111111110000]
mem_conv1_4      (alloca           ) [ 00111111111111111110000]
mem_conv1_5      (alloca           ) [ 00111111111111111110000]
mem_conv1_6      (alloca           ) [ 00111111111111111110000]
mem_conv1_7      (alloca           ) [ 00111111111111111110000]
mem_conv1_8      (alloca           ) [ 00111111111111111110000]
mem_conv1_9      (alloca           ) [ 00111111111111111110000]
mem_conv1_10     (alloca           ) [ 00111111111111111110000]
mem_conv1_11     (alloca           ) [ 00111111111111111110000]
mem_conv1_12     (alloca           ) [ 00111111111111111110000]
mem_conv1_13     (alloca           ) [ 00111111111111111110000]
mem_conv1_14     (alloca           ) [ 00111111111111111110000]
mem_conv1_15     (alloca           ) [ 00111111111111111110000]
mem_conv2_0      (alloca           ) [ 00111111111111111111100]
mem_conv2_1      (alloca           ) [ 00111111111111111000000]
mem_conv2_2      (alloca           ) [ 00111111111111100000000]
mem_conv2_3      (alloca           ) [ 00111111111111100000000]
mem_conv2_4      (alloca           ) [ 00111111111111100000000]
mem_conv2_5      (alloca           ) [ 00111111111111100000000]
mem_conv2_6      (alloca           ) [ 00111111111111100000000]
mem_conv2_7      (alloca           ) [ 00111111111111100000000]
mem_conv2_8      (alloca           ) [ 00111111111111100000000]
mem_conv2_9      (alloca           ) [ 00111111111111100000000]
mem_conv2_10     (alloca           ) [ 00111111111111100000000]
mem_conv2_11     (alloca           ) [ 00111111111111100000000]
mem_conv2_12     (alloca           ) [ 00111111111111100000000]
mem_conv2_13     (alloca           ) [ 00111111111111100000000]
mem_conv2_14     (alloca           ) [ 00111111111111100000000]
mem_conv2_15     (alloca           ) [ 00111111111111100000000]
stg_57           (specbitsmap      ) [ 00000000000000000000000]
stg_58           (specbitsmap      ) [ 00000000000000000000000]
stg_59           (spectopmodule    ) [ 00000000000000000000000]
input_0          (alloca           ) [ 00111000000000000000000]
input_1          (alloca           ) [ 00111000000000000000000]
input_2          (alloca           ) [ 00111000000000000000000]
input_3          (alloca           ) [ 00111000000000000000000]
input_4          (alloca           ) [ 00111000000000000000000]
input_5          (alloca           ) [ 00111000000000000000000]
input_6          (alloca           ) [ 00111000000000000000000]
input_7          (alloca           ) [ 00111000000000000000000]
input_8          (alloca           ) [ 00111000000000000000000]
input_9          (alloca           ) [ 00111000000000000000000]
input_10         (alloca           ) [ 00111000000000000000000]
input_11         (alloca           ) [ 00111000000000000000000]
input_12         (alloca           ) [ 00111000000000000000000]
input_13         (alloca           ) [ 00111000000000000000000]
input_14         (alloca           ) [ 00111000000000000000000]
input_15         (alloca           ) [ 00111000000000000000000]
stg_76           (br               ) [ 01110000000000000000000]
i                (phi              ) [ 00100000000000000000000]
exitcond1        (icmp             ) [ 00110000000000000000000]
empty_26         (speclooptripcount) [ 00000000000000000000000]
i_2              (add              ) [ 01110000000000000000000]
stg_81           (br               ) [ 00000000000000000000000]
tmp_V_1          (read             ) [ 00010000000000000000000]
tmp              (trunc            ) [ 00000000000000000000000]
tmp_s            (bitconcatenate   ) [ 00010000000000000000000]
stg_85           (br               ) [ 00110000000000000000000]
Hi_assign        (phi              ) [ 00010000000000000000000]
Hi_assign_cast4  (zext             ) [ 00000000000000000000000]
Hi_assign_cast3  (zext             ) [ 00000000000000000000000]
exitcond         (icmp             ) [ 00110000000000000000000]
empty_27         (speclooptripcount) [ 00000000000000000000000]
j                (add              ) [ 00110000000000000000000]
stg_93           (br               ) [ 01110000000000000000000]
tmp_20           (bitselect        ) [ 00000000000000000000000]
tmp_7            (add              ) [ 00000000000000000000000]
newIndex1        (zext             ) [ 00000000000000000000000]
input_0_addr     (getelementptr    ) [ 00000000000000000000000]
stg_98           (store            ) [ 00000000000000000000000]
stg_99           (br               ) [ 00110000000000000000000]
stg_100          (call             ) [ 00000000000000000000000]
stg_102          (call             ) [ 00000000000000000000000]
stg_104          (call             ) [ 00000000000000000000000]
stg_106          (call             ) [ 00000000000000000000000]
stg_108          (call             ) [ 00000000000000000000000]
stg_110          (call             ) [ 00000000000000000000000]
stg_112          (call             ) [ 00000000000000000000000]
stg_114          (call             ) [ 00000000000000000000000]
stg_116          (call             ) [ 00000000000000000000000]
stg_117          (br               ) [ 00000000000000000000111]
output_V         (phi              ) [ 00000000000000000000011]
max_id_V         (phi              ) [ 00000000000000000000010]
max_id_V_cast2   (zext             ) [ 00000000000000000000001]
exitcond_i       (icmp             ) [ 00000000000000000000011]
empty_28         (speclooptripcount) [ 00000000000000000000000]
stg_123          (br               ) [ 00000000000000000000000]
newIndex32_i     (zext             ) [ 00000000000000000000000]
mem_conv1_0_addr (getelementptr    ) [ 00000000000000000000001]
i_3              (add              ) [ 00000000000000000000111]
stg_128          (write            ) [ 00000000000000000000000]
stg_129          (ret              ) [ 00000000000000000000000]
mem_conv1_0_load (load             ) [ 00000000000000000000000]
phitmp_i         (select           ) [ 00000000000000000000111]
stg_132          (br               ) [ 00000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold1_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshold1_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshold1_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshold1_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshold1_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshold1_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshold1_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshold1_V_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshold1_V_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="threshold1_V_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshold1_V_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshold1_V_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threshold1_V_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="threshold1_V_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="threshold1_V_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="threshold1_V_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="threshold2_V_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="threshold2_V_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="threshold2_V_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="threshold2_V_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="threshold2_V_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="threshold2_V_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="threshold2_V_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="threshold2_V_7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="threshold2_V_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="threshold2_V_9">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="threshold2_V_10">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="threshold2_V_11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="threshold2_V_12">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="threshold2_V_13">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="threshold2_V_14">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="threshold2_V_15">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="w_fc1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="b_fc1">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="w_fc2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="b_fc2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_pad"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_conv"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_max_pool"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_reshape"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense.1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="mem_conv1_0_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mem_conv1_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mem_conv1_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mem_conv1_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mem_conv1_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mem_conv1_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mem_conv1_6_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mem_conv1_7_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mem_conv1_8_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mem_conv1_9_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_9/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mem_conv1_10_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_10/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mem_conv1_11_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_11/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mem_conv1_12_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mem_conv1_13_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_13/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mem_conv1_14_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_14/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="mem_conv1_15_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_15/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mem_conv2_0_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mem_conv2_1_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mem_conv2_2_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mem_conv2_3_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mem_conv2_4_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mem_conv2_5_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mem_conv2_6_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mem_conv2_7_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mem_conv2_8_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_8/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mem_conv2_9_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_9/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mem_conv2_10_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mem_conv2_11_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_11/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mem_conv2_12_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_12/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mem_conv2_13_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_13/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mem_conv2_14_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mem_conv2_15_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_15/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_0_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="input_1_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="input_2_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="input_3_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_3/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="input_4_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="input_5_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_5/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="input_6_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_6/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="input_7_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_7/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="input_8_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_8/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="input_9_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_9/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input_10_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_10/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="input_11_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_11/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="input_12_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_12/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_13_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_13/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="input_14_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_14/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="input_15_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_15/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_V_1_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="stg_128_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_128/21 "/>
</bind>
</comp>

<comp id="369" class="1004" name="input_0_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="8" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="stg_98_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="9" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mem_conv1_0_addr_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_addr/21 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_conv1_0_load/21 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="Hi_assign_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="Hi_assign_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="output_V_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_V (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="output_V_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="32" slack="1"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_V/21 "/>
</bind>
</comp>

<comp id="426" class="1005" name="max_id_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="max_id_V_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_id_V/21 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_dut_max_pool_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="0" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="441" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="442" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="443" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="445" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="446" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="447" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="448" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="449" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="450" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="451" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="452" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="453" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="454" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="455" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="456" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="457" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="458" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="459" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="460" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="461" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="462" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="463" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="464" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="465" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="466" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="467" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="468" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="469" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="470" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="471" dir="0" index="33" bw="7" slack="0"/>
<pin id="472" dir="0" index="34" bw="6" slack="0"/>
<pin id="473" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_103/7 stg_109/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_dut_conv_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="484" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="485" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="486" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="487" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="488" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="489" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="490" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="491" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="492" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="493" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="494" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="495" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="496" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="497" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="498" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="499" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="500" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="501" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="502" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="503" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="504" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="505" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="506" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="507" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="508" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="509" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="510" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="511" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="512" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="513" dir="0" index="33" bw="8" slack="0"/>
<pin id="514" dir="0" index="34" bw="8" slack="0"/>
<pin id="515" dir="0" index="35" bw="8" slack="0"/>
<pin id="516" dir="0" index="36" bw="8" slack="0"/>
<pin id="517" dir="0" index="37" bw="8" slack="0"/>
<pin id="518" dir="0" index="38" bw="8" slack="0"/>
<pin id="519" dir="0" index="39" bw="8" slack="0"/>
<pin id="520" dir="0" index="40" bw="8" slack="0"/>
<pin id="521" dir="0" index="41" bw="8" slack="0"/>
<pin id="522" dir="0" index="42" bw="8" slack="0"/>
<pin id="523" dir="0" index="43" bw="8" slack="0"/>
<pin id="524" dir="0" index="44" bw="8" slack="0"/>
<pin id="525" dir="0" index="45" bw="8" slack="0"/>
<pin id="526" dir="0" index="46" bw="8" slack="0"/>
<pin id="527" dir="0" index="47" bw="8" slack="0"/>
<pin id="528" dir="0" index="48" bw="8" slack="0"/>
<pin id="529" dir="0" index="49" bw="6" slack="0"/>
<pin id="530" dir="0" index="50" bw="7" slack="0"/>
<pin id="531" dir="0" index="51" bw="6" slack="0"/>
<pin id="532" dir="0" index="52" bw="1" slack="0"/>
<pin id="533" dir="0" index="53" bw="1" slack="0"/>
<pin id="534" dir="0" index="54" bw="1" slack="0"/>
<pin id="535" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_101/5 stg_107/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_dut_reshape_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="0" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="583" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="584" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="585" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_111/15 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_dut_dense_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="0" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="590" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="591" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="592" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="593" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="594" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="595" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="596" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="597" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="598" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="599" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="600" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="601" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="602" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="603" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="604" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="605" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="606" dir="0" index="18" bw="1" slack="0"/>
<pin id="607" dir="0" index="19" bw="32" slack="0"/>
<pin id="608" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_113/17 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_dut_dense_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="0" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="616" dir="0" index="3" bw="1" slack="0"/>
<pin id="617" dir="0" index="4" bw="32" slack="0"/>
<pin id="618" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_115/19 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_dut_pad_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="0" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="626" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="627" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="628" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="629" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="630" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="631" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="632" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="633" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="634" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="635" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="636" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="637" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="638" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="639" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="640" dir="0" index="17" bw="1" slack="2147483647"/>
<pin id="641" dir="0" index="18" bw="1" slack="2147483647"/>
<pin id="642" dir="0" index="19" bw="1" slack="2147483647"/>
<pin id="643" dir="0" index="20" bw="1" slack="2147483647"/>
<pin id="644" dir="0" index="21" bw="1" slack="2147483647"/>
<pin id="645" dir="0" index="22" bw="1" slack="2147483647"/>
<pin id="646" dir="0" index="23" bw="1" slack="2147483647"/>
<pin id="647" dir="0" index="24" bw="1" slack="2147483647"/>
<pin id="648" dir="0" index="25" bw="1" slack="2147483647"/>
<pin id="649" dir="0" index="26" bw="1" slack="2147483647"/>
<pin id="650" dir="0" index="27" bw="1" slack="2147483647"/>
<pin id="651" dir="0" index="28" bw="1" slack="2147483647"/>
<pin id="652" dir="0" index="29" bw="1" slack="2147483647"/>
<pin id="653" dir="0" index="30" bw="1" slack="2147483647"/>
<pin id="654" dir="0" index="31" bw="1" slack="2147483647"/>
<pin id="655" dir="0" index="32" bw="1" slack="2147483647"/>
<pin id="656" dir="0" index="33" bw="6" slack="0"/>
<pin id="657" dir="0" index="34" bw="6" slack="0"/>
<pin id="658" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_86/2 stg_105/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exitcond1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="4" slack="0"/>
<pin id="666" dir="0" index="1" bw="4" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="i_2_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="0"/>
<pin id="678" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_s_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="Hi_assign_cast4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="0"/>
<pin id="690" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast4/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="Hi_assign_cast3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="0"/>
<pin id="694" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast3/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="exitcond_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="6" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="j_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_20_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="1"/>
<pin id="711" dir="0" index="2" bw="6" slack="0"/>
<pin id="712" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_7_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="0" index="1" bw="6" slack="0"/>
<pin id="719" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="newIndex1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="max_id_V_cast2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_id_V_cast2/21 "/>
</bind>
</comp>

<comp id="730" class="1004" name="exitcond_i_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="736" class="1004" name="newIndex32_i_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex32_i/21 "/>
</bind>
</comp>

<comp id="741" class="1004" name="i_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="4" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="747" class="1004" name="phitmp_i_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="1"/>
<pin id="750" dir="0" index="2" bw="32" slack="1"/>
<pin id="751" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i/22 "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_2_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_V_1_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_s_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="8" slack="1"/>
<pin id="769" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="775" class="1005" name="j_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="6" slack="0"/>
<pin id="777" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="780" class="1005" name="max_id_V_cast2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V_cast2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="mem_conv1_0_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="1"/>
<pin id="790" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_0_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="i_3_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="4" slack="0"/>
<pin id="795" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="phitmp_i_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="92" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="92" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="92" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="92" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="92" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="92" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="92" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="92" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="92" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="92" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="92" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="92" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="92" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="92" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="92" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="92" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="92" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="92" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="92" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="92" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="92" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="92" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="92" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="92" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="92" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="92" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="92" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="92" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="92" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="92" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="92" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="92" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="92" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="92" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="92" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="110" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="162" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="2" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="132" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="132" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="100" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="122" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="84" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="417" pin="4"/><net_sink comp="362" pin=2"/></net>

<net id="425"><net_src comp="417" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="429"><net_src comp="108" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="474"><net_src comp="142" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="437" pin=33"/></net>

<net id="476"><net_src comp="120" pin="0"/><net_sink comp="437" pin=34"/></net>

<net id="477"><net_src comp="146" pin="0"/><net_sink comp="437" pin=33"/></net>

<net id="478"><net_src comp="144" pin="0"/><net_sink comp="437" pin=34"/></net>

<net id="536"><net_src comp="134" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="537"><net_src comp="8" pin="0"/><net_sink comp="479" pin=33"/></net>

<net id="538"><net_src comp="10" pin="0"/><net_sink comp="479" pin=34"/></net>

<net id="539"><net_src comp="12" pin="0"/><net_sink comp="479" pin=35"/></net>

<net id="540"><net_src comp="14" pin="0"/><net_sink comp="479" pin=36"/></net>

<net id="541"><net_src comp="16" pin="0"/><net_sink comp="479" pin=37"/></net>

<net id="542"><net_src comp="18" pin="0"/><net_sink comp="479" pin=38"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="479" pin=39"/></net>

<net id="544"><net_src comp="22" pin="0"/><net_sink comp="479" pin=40"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="479" pin=41"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="479" pin=42"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="479" pin=43"/></net>

<net id="548"><net_src comp="30" pin="0"/><net_sink comp="479" pin=44"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="479" pin=45"/></net>

<net id="550"><net_src comp="34" pin="0"/><net_sink comp="479" pin=46"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="479" pin=47"/></net>

<net id="552"><net_src comp="38" pin="0"/><net_sink comp="479" pin=48"/></net>

<net id="553"><net_src comp="118" pin="0"/><net_sink comp="479" pin=49"/></net>

<net id="554"><net_src comp="136" pin="0"/><net_sink comp="479" pin=50"/></net>

<net id="555"><net_src comp="138" pin="0"/><net_sink comp="479" pin=51"/></net>

<net id="556"><net_src comp="140" pin="0"/><net_sink comp="479" pin=52"/></net>

<net id="557"><net_src comp="4" pin="0"/><net_sink comp="479" pin=53"/></net>

<net id="558"><net_src comp="6" pin="0"/><net_sink comp="479" pin=54"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="479" pin=33"/></net>

<net id="560"><net_src comp="42" pin="0"/><net_sink comp="479" pin=34"/></net>

<net id="561"><net_src comp="44" pin="0"/><net_sink comp="479" pin=35"/></net>

<net id="562"><net_src comp="46" pin="0"/><net_sink comp="479" pin=36"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="479" pin=37"/></net>

<net id="564"><net_src comp="50" pin="0"/><net_sink comp="479" pin=38"/></net>

<net id="565"><net_src comp="52" pin="0"/><net_sink comp="479" pin=39"/></net>

<net id="566"><net_src comp="54" pin="0"/><net_sink comp="479" pin=40"/></net>

<net id="567"><net_src comp="56" pin="0"/><net_sink comp="479" pin=41"/></net>

<net id="568"><net_src comp="58" pin="0"/><net_sink comp="479" pin=42"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="479" pin=43"/></net>

<net id="570"><net_src comp="62" pin="0"/><net_sink comp="479" pin=44"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="479" pin=45"/></net>

<net id="572"><net_src comp="66" pin="0"/><net_sink comp="479" pin=46"/></net>

<net id="573"><net_src comp="68" pin="0"/><net_sink comp="479" pin=47"/></net>

<net id="574"><net_src comp="70" pin="0"/><net_sink comp="479" pin=48"/></net>

<net id="575"><net_src comp="136" pin="0"/><net_sink comp="479" pin=49"/></net>

<net id="576"><net_src comp="146" pin="0"/><net_sink comp="479" pin=50"/></net>

<net id="577"><net_src comp="148" pin="0"/><net_sink comp="479" pin=51"/></net>

<net id="578"><net_src comp="150" pin="0"/><net_sink comp="479" pin=52"/></net>

<net id="586"><net_src comp="152" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="609"><net_src comp="154" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="610"><net_src comp="72" pin="0"/><net_sink comp="587" pin=18"/></net>

<net id="611"><net_src comp="74" pin="0"/><net_sink comp="587" pin=19"/></net>

<net id="619"><net_src comp="156" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="621"><net_src comp="78" pin="0"/><net_sink comp="612" pin=4"/></net>

<net id="659"><net_src comp="116" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="660"><net_src comp="118" pin="0"/><net_sink comp="622" pin=33"/></net>

<net id="661"><net_src comp="120" pin="0"/><net_sink comp="622" pin=34"/></net>

<net id="662"><net_src comp="136" pin="0"/><net_sink comp="622" pin=33"/></net>

<net id="663"><net_src comp="144" pin="0"/><net_sink comp="622" pin=34"/></net>

<net id="668"><net_src comp="395" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="395" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="395" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="112" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="114" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="406" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="406" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="406" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="124" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="406" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="128" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="130" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="692" pin="1"/><net_sink comp="708" pin=2"/></net>

<net id="715"><net_src comp="708" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="720"><net_src comp="688" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="729"><net_src comp="430" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="430" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="158" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="430" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="745"><net_src comp="430" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="108" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="386" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="413" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="760"><net_src comp="670" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="765"><net_src comp="356" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="770"><net_src comp="680" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="778"><net_src comp="702" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="783"><net_src comp="726" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="791"><net_src comp="380" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="796"><net_src comp="741" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="801"><net_src comp="747" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="417" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {21 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : w_conv1 | {5 6 11 12 }
	Port: dut : w_conv2 | {5 6 11 12 }
	Port: dut : threshold1_V_0 | {5 6 }
	Port: dut : threshold1_V_1 | {5 6 }
	Port: dut : threshold1_V_2 | {5 6 }
	Port: dut : threshold1_V_3 | {5 6 }
	Port: dut : threshold1_V_4 | {5 6 }
	Port: dut : threshold1_V_5 | {5 6 }
	Port: dut : threshold1_V_6 | {5 6 }
	Port: dut : threshold1_V_7 | {5 6 }
	Port: dut : threshold1_V_8 | {5 6 }
	Port: dut : threshold1_V_9 | {5 6 }
	Port: dut : threshold1_V_10 | {5 6 }
	Port: dut : threshold1_V_11 | {5 6 }
	Port: dut : threshold1_V_12 | {5 6 }
	Port: dut : threshold1_V_13 | {5 6 }
	Port: dut : threshold1_V_14 | {5 6 }
	Port: dut : threshold1_V_15 | {5 6 }
	Port: dut : threshold2_V_0 | {11 12 }
	Port: dut : threshold2_V_1 | {11 12 }
	Port: dut : threshold2_V_2 | {11 12 }
	Port: dut : threshold2_V_3 | {11 12 }
	Port: dut : threshold2_V_4 | {11 12 }
	Port: dut : threshold2_V_5 | {11 12 }
	Port: dut : threshold2_V_6 | {11 12 }
	Port: dut : threshold2_V_7 | {11 12 }
	Port: dut : threshold2_V_8 | {11 12 }
	Port: dut : threshold2_V_9 | {11 12 }
	Port: dut : threshold2_V_10 | {11 12 }
	Port: dut : threshold2_V_11 | {11 12 }
	Port: dut : threshold2_V_12 | {11 12 }
	Port: dut : threshold2_V_13 | {11 12 }
	Port: dut : threshold2_V_14 | {11 12 }
	Port: dut : threshold2_V_15 | {11 12 }
	Port: dut : w_fc1 | {17 18 }
	Port: dut : b_fc1 | {17 18 }
	Port: dut : w_fc2 | {19 20 }
	Port: dut : b_fc2 | {19 20 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		stg_81 : 2
		tmp : 1
		tmp_s : 2
	State 3
		Hi_assign_cast4 : 1
		Hi_assign_cast3 : 1
		exitcond : 1
		j : 1
		stg_93 : 2
		tmp_20 : 2
		tmp_7 : 2
		newIndex1 : 3
		input_0_addr : 4
		stg_98 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		max_id_V_cast2 : 1
		exitcond_i : 1
		stg_123 : 2
		newIndex32_i : 1
		mem_conv1_0_addr : 2
		mem_conv1_0_load : 3
		i_3 : 1
		stg_128 : 1
	State 22
		phitmp_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          | grp_dut_max_pool_fu_437 |    9    |  187.55 |   1350  |  16032  |
|          |   grp_dut_conv_fu_479   |    21   |  91.948 |   6596  |   5647  |
|   call   |  grp_dut_reshape_fu_579 |    0    |  48.818 |   4802  |   4840  |
|          |  grp_dut_dense_1_fu_587 |    5    |  39.275 |   1309  |   1917  |
|          |   grp_dut_dense_fu_612  |    5    |  17.281 |   1169  |   1792  |
|          |    grp_dut_pad_fu_622   |    5    |  80.121 |   649   |   738   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |     phitmp_i_fu_747     |    0    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        i_2_fu_670       |    0    |    0    |    0    |    4    |
|    add   |         j_fu_702        |    0    |    0    |    0    |    6    |
|          |       tmp_7_fu_716      |    0    |    0    |    0    |    8    |
|          |        i_3_fu_741       |    0    |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     exitcond1_fu_664    |    0    |    0    |    0    |    2    |
|   icmp   |     exitcond_fu_696     |    0    |    0    |    0    |    3    |
|          |    exitcond_i_fu_730    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   tmp_V_1_read_fu_356   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  |   stg_128_write_fu_362  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_676       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_680      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |  Hi_assign_cast4_fu_688 |    0    |    0    |    0    |    0    |
|          |  Hi_assign_cast3_fu_692 |    0    |    0    |    0    |    0    |
|   zext   |     newIndex1_fu_721    |    0    |    0    |    0    |    0    |
|          |  max_id_V_cast2_fu_726  |    0    |    0    |    0    |    0    |
|          |   newIndex32_i_fu_736   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_20_fu_708      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    45   | 464.993 |  15875  |  31027  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|     b_fc1     |    1   |    0   |    0   |
|     b_fc2     |    0   |   32   |    5   |
|    input_0    |    0   |    2   |    6   |
|    input_1    |    0   |    2   |    6   |
|    input_10   |    0   |    2   |    6   |
|    input_11   |    0   |    2   |    6   |
|    input_12   |    0   |    2   |    6   |
|    input_13   |    0   |    2   |    6   |
|    input_14   |    0   |    2   |    6   |
|    input_15   |    0   |    2   |    6   |
|    input_2    |    0   |    2   |    6   |
|    input_3    |    0   |    2   |    6   |
|    input_4    |    0   |    2   |    6   |
|    input_5    |    0   |    2   |    6   |
|    input_6    |    0   |    2   |    6   |
|    input_7    |    0   |    2   |    6   |
|    input_8    |    0   |    2   |    6   |
|    input_9    |    0   |    2   |    6   |
|  mem_conv1_0  |    1   |    0   |    0   |
|  mem_conv1_1  |    1   |    0   |    0   |
|  mem_conv1_10 |    1   |    0   |    0   |
|  mem_conv1_11 |    1   |    0   |    0   |
|  mem_conv1_12 |    1   |    0   |    0   |
|  mem_conv1_13 |    1   |    0   |    0   |
|  mem_conv1_14 |    1   |    0   |    0   |
|  mem_conv1_15 |    1   |    0   |    0   |
|  mem_conv1_2  |    1   |    0   |    0   |
|  mem_conv1_3  |    1   |    0   |    0   |
|  mem_conv1_4  |    1   |    0   |    0   |
|  mem_conv1_5  |    1   |    0   |    0   |
|  mem_conv1_6  |    1   |    0   |    0   |
|  mem_conv1_7  |    1   |    0   |    0   |
|  mem_conv1_8  |    1   |    0   |    0   |
|  mem_conv1_9  |    1   |    0   |    0   |
|  mem_conv2_0  |    1   |    0   |    0   |
|  mem_conv2_1  |    1   |    0   |    0   |
|  mem_conv2_10 |    1   |    0   |    0   |
|  mem_conv2_11 |    1   |    0   |    0   |
|  mem_conv2_12 |    1   |    0   |    0   |
|  mem_conv2_13 |    1   |    0   |    0   |
|  mem_conv2_14 |    1   |    0   |    0   |
|  mem_conv2_15 |    1   |    0   |    0   |
|  mem_conv2_2  |    1   |    0   |    0   |
|  mem_conv2_3  |    1   |    0   |    0   |
|  mem_conv2_4  |    1   |    0   |    0   |
|  mem_conv2_5  |    1   |    0   |    0   |
|  mem_conv2_6  |    1   |    0   |    0   |
|  mem_conv2_7  |    1   |    0   |    0   |
|  mem_conv2_8  |    1   |    0   |    0   |
|  mem_conv2_9  |    1   |    0   |    0   |
| threshold1_V_0|    1   |    0   |    0   |
| threshold1_V_1|    1   |    0   |    0   |
|threshold1_V_10|    1   |    0   |    0   |
|threshold1_V_11|    1   |    0   |    0   |
|threshold1_V_12|    1   |    0   |    0   |
|threshold1_V_13|    1   |    0   |    0   |
|threshold1_V_14|    1   |    0   |    0   |
|threshold1_V_15|    1   |    0   |    0   |
| threshold1_V_2|    1   |    0   |    0   |
| threshold1_V_3|    1   |    0   |    0   |
| threshold1_V_4|    1   |    0   |    0   |
| threshold1_V_5|    1   |    0   |    0   |
| threshold1_V_6|    1   |    0   |    0   |
| threshold1_V_7|    1   |    0   |    0   |
| threshold1_V_8|    1   |    0   |    0   |
| threshold1_V_9|    1   |    0   |    0   |
| threshold2_V_0|    1   |    0   |    0   |
| threshold2_V_1|    1   |    0   |    0   |
|threshold2_V_10|    1   |    0   |    0   |
|threshold2_V_11|    1   |    0   |    0   |
|threshold2_V_12|    1   |    0   |    0   |
|threshold2_V_13|    1   |    0   |    0   |
|threshold2_V_14|    1   |    0   |    0   |
|threshold2_V_15|    1   |    0   |    0   |
| threshold2_V_2|    1   |    0   |    0   |
| threshold2_V_3|    1   |    0   |    0   |
| threshold2_V_4|    1   |    0   |    0   |
| threshold2_V_5|    1   |    0   |    0   |
| threshold2_V_6|    1   |    0   |    0   |
| threshold2_V_7|    1   |    0   |    0   |
| threshold2_V_8|    1   |    0   |    0   |
| threshold2_V_9|    1   |    0   |    0   |
|    w_conv1    |    1   |    0   |    0   |
|    w_conv2    |    1   |    0   |    0   |
|     w_fc1     |    8   |    0   |    0   |
|     w_fc2     |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |   76   |   64   |   101  |
+---------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    Hi_assign_reg_402   |    6   |
|       i_2_reg_757      |    4   |
|       i_3_reg_793      |    4   |
|        i_reg_391       |    4   |
|        j_reg_775       |    6   |
| max_id_V_cast2_reg_780 |   32   |
|    max_id_V_reg_426    |    4   |
|mem_conv1_0_addr_reg_788|    9   |
|    output_V_reg_413    |   32   |
|    phitmp_i_reg_798    |   32   |
|     tmp_V_1_reg_762    |   32   |
|      tmp_s_reg_767     |    8   |
+------------------------+--------+
|          Total         |   173  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_386    |  p0  |   2  |   9  |   18   ||    9    |
|     output_V_reg_413    |  p0  |   2  |  32  |   64   ||    32   |
| grp_dut_max_pool_fu_437 |  p33 |   2  |   7  |   14   |
| grp_dut_max_pool_fu_437 |  p34 |   2  |   6  |   12   |
|   grp_dut_conv_fu_479   |  p33 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p34 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p35 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p36 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p37 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p38 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p39 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p40 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p41 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p42 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p43 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p44 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p45 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p46 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p47 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p48 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_479   |  p49 |   2  |   6  |   12   |
|   grp_dut_conv_fu_479   |  p50 |   2  |   7  |   14   |
|   grp_dut_conv_fu_479   |  p51 |   2  |   6  |   12   |
|   grp_dut_conv_fu_479   |  p52 |   2  |   1  |    2   |
|    grp_dut_pad_fu_622   |  p33 |   2  |   6  |   12   |
|    grp_dut_pad_fu_622   |  p34 |   2  |   6  |   12   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   428  ||  40.846 ||   169   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   45   |   464  |  15875 |  31027 |
|   Memory  |   76   |    -   |    -   |   64   |   101  |
|Multiplexer|    -   |    -   |   40   |    -   |   169  |
|  Register |    -   |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   76   |   45   |   505  |  16112 |  31297 |
+-----------+--------+--------+--------+--------+--------+
