

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:21:16 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.564 ns|  10.564 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    240|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     62|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     17|    -|
|Register         |        -|   -|    165|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    165|    319|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U7  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  62|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0|  62|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln740_1_fu_381_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_2_fu_405_p2   |         +|   0|  0|  13|          13|          13|
    |add_ln740_3_fu_319_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_4_fu_325_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_5_fu_331_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_6_fu_337_p2   |         +|   0|  0|  12|          12|          10|
    |add_ln740_7_fu_343_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_8_fu_349_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln740_fu_361_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln1171_1_fu_127_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_2_fu_164_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_3_fu_180_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_4_fu_214_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_5_fu_230_p2  |         -|   0|  0|  16|           1|          16|
    |sub_ln1171_6_fu_246_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_7_fu_111_p2  |         -|   0|  0|  16|          16|          16|
    |sub_ln1171_fu_105_p2    |         -|   0|  0|  16|          16|          16|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 240|         195|         236|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln740_3_reg_486    |  12|   0|   12|          0|
    |add_ln740_4_reg_491    |  12|   0|   12|          0|
    |add_ln740_5_reg_496    |  12|   0|   12|          0|
    |add_ln740_6_reg_501    |  12|   0|   12|          0|
    |add_ln740_7_reg_506    |  10|   0|   12|          2|
    |add_ln740_8_reg_511    |  12|   0|   12|          0|
    |ap_CS_fsm              |   3|   0|    3|          0|
    |trunc_ln3_reg_466      |  11|   0|   11|          0|
    |trunc_ln4_reg_481      |  11|   0|   11|          0|
    |trunc_ln712_1_reg_471  |  11|   0|   11|          0|
    |trunc_ln712_2_reg_476  |  10|   0|   10|          0|
    |trunc_ln717_5_reg_446  |   9|   0|   11|          2|
    |trunc_ln717_6_reg_451  |   9|   0|   11|          2|
    |trunc_ln717_7_reg_456  |  11|   0|   11|          0|
    |trunc_ln717_8_reg_461  |   9|   0|   11|          2|
    |trunc_ln_reg_441       |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 165|   0|  173|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5>|  return value|
|p_read       |   in|    8|     ap_none|                                                                      p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                     p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                     p_read2|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 4 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 5 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 6 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read_6"   --->   Operation 7 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0"   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %shl_ln"   --->   Operation 9 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0"   --->   Operation 10 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171"   --->   Operation 11 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15"   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 0, i16 %zext_ln1171"   --->   Operation 13 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15"   --->   Operation 14 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read14"   --->   Operation 15 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read14"   --->   Operation 16 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0"   --->   Operation 17 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i15 %shl_ln1171_1"   --->   Operation 18 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2"   --->   Operation 19 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15"   --->   Operation 20 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1"   --->   Operation 21 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 22 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read25"   --->   Operation 23 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0"   --->   Operation 24 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i15 %shl_ln1171_2"   --->   Operation 25 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 26 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i9 %shl_ln1171_3"   --->   Operation 27 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3"   --->   Operation 28 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15"   --->   Operation 29 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3"   --->   Operation 30 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15"   --->   Operation 31 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2"   --->   Operation 32 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15"   --->   Operation 33 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15"   --->   Operation 34 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14"   --->   Operation 35 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15"   --->   Operation 36 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %trunc_ln3"   --->   Operation 37 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln"   --->   Operation 38 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %trunc_ln717_5"   --->   Operation 39 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i11 %trunc_ln717_6"   --->   Operation 40 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i11 %trunc_ln712_1"   --->   Operation 41 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_2"   --->   Operation 42 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i11 %trunc_ln717_7"   --->   Operation 43 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_8"   --->   Operation 44 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i11 %trunc_ln4"   --->   Operation 45 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3"   --->   Operation 46 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%add_ln740_4 = add i12 %zext_ln712, i12 936"   --->   Operation 47 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.48ns)   --->   "%add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4"   --->   Operation 48 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.48ns)   --->   "%add_ln740_6 = add i12 %zext_ln712_1, i12 3720"   --->   Operation 49 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln740_7 = add i12 %sext_ln712_1, i12 3072"   --->   Operation 50 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.48ns)   --->   "%add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740"   --->   Operation 51 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %add_ln740_3"   --->   Operation 54 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_4"   --->   Operation 55 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740"   --->   Operation 56 'add' 'add_ln740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 57 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i12 %add_ln740_5"   --->   Operation 58 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i12 %add_ln740_6"   --->   Operation 59 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1"   --->   Operation 60 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0"   --->   Operation 61 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i15 %tmp_1"   --->   Operation 62 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_7"   --->   Operation 63 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_8"   --->   Operation 64 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4"   --->   Operation 65 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0"   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i15 %tmp_2"   --->   Operation 67 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 68 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25               (read             ) [ 0000]
p_read14               (read             ) [ 0000]
p_read_6               (read             ) [ 0000]
r_V_0                  (zext             ) [ 0000]
shl_ln                 (bitconcatenate   ) [ 0000]
zext_ln1171            (zext             ) [ 0000]
sub_ln1171             (sub              ) [ 0000]
sub_ln1171_7           (sub              ) [ 0000]
trunc_ln               (partselect       ) [ 0010]
sub_ln1171_1           (sub              ) [ 0000]
trunc_ln717_5          (partselect       ) [ 0010]
r_V_1                  (zext             ) [ 0000]
zext_ln1171_1          (zext             ) [ 0000]
shl_ln1171_1           (bitconcatenate   ) [ 0000]
zext_ln1171_2          (zext             ) [ 0000]
sub_ln1171_2           (sub              ) [ 0000]
trunc_ln717_6          (partselect       ) [ 0010]
sub_ln1171_3           (sub              ) [ 0000]
mul_ln1171             (mul              ) [ 0000]
r_V_2                  (zext             ) [ 0000]
shl_ln1171_2           (bitconcatenate   ) [ 0000]
zext_ln1171_3          (zext             ) [ 0000]
shl_ln1171_3           (bitconcatenate   ) [ 0000]
zext_ln1171_4          (zext             ) [ 0000]
sub_ln1171_4           (sub              ) [ 0000]
trunc_ln717_7          (partselect       ) [ 0010]
sub_ln1171_5           (sub              ) [ 0000]
trunc_ln717_8          (partselect       ) [ 0010]
sub_ln1171_6           (sub              ) [ 0000]
trunc_ln3              (partselect       ) [ 0010]
trunc_ln712_1          (partselect       ) [ 0010]
trunc_ln712_2          (partselect       ) [ 0010]
trunc_ln4              (partselect       ) [ 0010]
zext_ln712             (zext             ) [ 0000]
sext_ln712             (sext             ) [ 0000]
sext_ln712_1           (sext             ) [ 0000]
sext_ln712_2           (sext             ) [ 0000]
zext_ln712_1           (zext             ) [ 0000]
zext_ln712_2           (zext             ) [ 0000]
sext_ln712_3           (sext             ) [ 0000]
sext_ln712_4           (sext             ) [ 0000]
zext_ln740             (zext             ) [ 0000]
add_ln740_3            (add              ) [ 0001]
add_ln740_4            (add              ) [ 0001]
add_ln740_5            (add              ) [ 0001]
add_ln740_6            (add              ) [ 0001]
add_ln740_7            (add              ) [ 0001]
add_ln740_8            (add              ) [ 0001]
specpipeline_ln0       (specpipeline     ) [ 0000]
specresourcelimit_ln31 (specresourcelimit) [ 0000]
sext_ln740             (sext             ) [ 0000]
zext_ln740_1           (zext             ) [ 0000]
add_ln740              (add              ) [ 0000]
shl_ln1                (bitconcatenate   ) [ 0000]
sext_ln740_1           (sext             ) [ 0000]
sext_ln740_2           (sext             ) [ 0000]
add_ln740_1            (add              ) [ 0000]
tmp_1                  (bitconcatenate   ) [ 0000]
sext_ln740_3           (sext             ) [ 0000]
sext_ln740_4           (sext             ) [ 0000]
zext_ln740_2           (zext             ) [ 0000]
add_ln740_2            (add              ) [ 0000]
tmp_2                  (bitconcatenate   ) [ 0000]
sext_ln740_5           (sext             ) [ 0000]
mrv                    (insertvalue      ) [ 0000]
mrv_1                  (insertvalue      ) [ 0000]
mrv_2                  (insertvalue      ) [ 0000]
ret_ln68               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read25_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read14_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_6_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mul_ln1171_fu_76">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_V_0_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="shl_ln_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="15" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln1171_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="15" slack="0"/>
<pin id="103" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sub_ln1171_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="15" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sub_ln1171_7_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="15" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_7/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="0" index="3" bw="5" slack="0"/>
<pin id="122" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="sub_ln1171_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="15" slack="0"/>
<pin id="130" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln717_5_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="0" index="3" bw="5" slack="0"/>
<pin id="138" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_5/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="r_V_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln1171_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shl_ln1171_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln1171_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sub_ln1171_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="15" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln717_6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_6/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_ln1171_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="15" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_V_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="shl_ln1171_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln1171_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln1171_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln1171_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sub_ln1171_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln717_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="0" index="3" bw="5" slack="0"/>
<pin id="225" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln1171_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln717_8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="0" index="3" bw="5" slack="0"/>
<pin id="241" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_8/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln1171_6_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="15" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_6/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="5" slack="0"/>
<pin id="257" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln712_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="0" index="3" bw="5" slack="0"/>
<pin id="267" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln712_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="15" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="5" slack="0"/>
<pin id="277" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="5" slack="0"/>
<pin id="287" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln712_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="1"/>
<pin id="294" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln712_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln712_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="1"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln712_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln712_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln712_2_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="1"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln712_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln712_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln740_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="1"/>
<pin id="318" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln740_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_3/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln740_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="11" slack="0"/>
<pin id="328" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_4/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln740_5_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_5/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln740_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_6/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln740_7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_7/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln740_8_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_8/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln740_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="12" slack="1"/>
<pin id="357" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln740_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="1"/>
<pin id="360" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln740_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sext_ln740_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="1"/>
<pin id="377" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln740_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="1"/>
<pin id="380" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln740_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="0" index="1" bw="13" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln740_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_3/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln740_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_4/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln740_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="1"/>
<pin id="404" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_2/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln740_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="0" index="1" bw="12" slack="0"/>
<pin id="408" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_2/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="15" slack="0"/>
<pin id="413" dir="0" index="1" bw="13" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln740_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="15" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_5/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mrv_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="48" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="0"/>
<pin id="426" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="mrv_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="48" slack="0"/>
<pin id="431" dir="0" index="1" bw="15" slack="0"/>
<pin id="432" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mrv_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="48" slack="0"/>
<pin id="437" dir="0" index="1" bw="15" slack="0"/>
<pin id="438" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="trunc_ln_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="446" class="1005" name="trunc_ln717_5_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="1"/>
<pin id="448" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_5 "/>
</bind>
</comp>

<comp id="451" class="1005" name="trunc_ln717_6_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="1"/>
<pin id="453" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_6 "/>
</bind>
</comp>

<comp id="456" class="1005" name="trunc_ln717_7_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_7 "/>
</bind>
</comp>

<comp id="461" class="1005" name="trunc_ln717_8_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_8 "/>
</bind>
</comp>

<comp id="466" class="1005" name="trunc_ln3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="trunc_ln712_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="1"/>
<pin id="473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="trunc_ln712_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="1"/>
<pin id="478" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="trunc_ln4_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="add_ln740_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="1"/>
<pin id="488" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_3 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add_ln740_4_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="1"/>
<pin id="493" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="add_ln740_5_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_5 "/>
</bind>
</comp>

<comp id="501" class="1005" name="add_ln740_6_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="1"/>
<pin id="503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_6 "/>
</bind>
</comp>

<comp id="506" class="1005" name="add_ln740_7_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="1"/>
<pin id="508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_7 "/>
</bind>
</comp>

<comp id="511" class="1005" name="add_ln740_8_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="1"/>
<pin id="513" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="70" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="70" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="89" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="89" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="101" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="111" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="101" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="127" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="64" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="64" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="64" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="143" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="58" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="58" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="198" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="198" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="198" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="186" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="105" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="12" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="180" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="76" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="246" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="323"><net_src comp="301" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="310" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="292" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="295" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="313" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="304" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="298" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="307" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="316" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="361" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="385"><net_src comp="378" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="399" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="367" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="395" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="419" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="117" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="449"><net_src comp="133" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="454"><net_src comp="170" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="459"><net_src comp="220" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="464"><net_src comp="236" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="469"><net_src comp="252" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="474"><net_src comp="262" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="479"><net_src comp="272" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="484"><net_src comp="282" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="489"><net_src comp="319" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="494"><net_src comp="325" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="499"><net_src comp="331" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="504"><net_src comp="337" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="509"><net_src comp="343" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="514"><net_src comp="349" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="402" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {1 }
  - Chain level:
	State 1
		zext_ln1171 : 1
		sub_ln1171 : 2
		sub_ln1171_7 : 2
		trunc_ln : 3
		sub_ln1171_1 : 2
		trunc_ln717_5 : 3
		zext_ln1171_2 : 1
		sub_ln1171_2 : 2
		trunc_ln717_6 : 3
		sub_ln1171_3 : 2
		mul_ln1171 : 1
		zext_ln1171_3 : 1
		zext_ln1171_4 : 1
		sub_ln1171_4 : 2
		trunc_ln717_7 : 3
		sub_ln1171_5 : 2
		trunc_ln717_8 : 3
		sub_ln1171_6 : 2
		trunc_ln3 : 3
		trunc_ln712_1 : 3
		trunc_ln712_2 : 2
		trunc_ln4 : 3
	State 2
		add_ln740_3 : 1
		add_ln740_4 : 1
		add_ln740_5 : 1
		add_ln740_6 : 1
		add_ln740_7 : 1
		add_ln740_8 : 1
	State 3
		add_ln740 : 1
		shl_ln1 : 2
		add_ln740_1 : 1
		tmp_1 : 2
		sext_ln740_3 : 3
		add_ln740_2 : 1
		tmp_2 : 2
		sext_ln740_5 : 3
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln68 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1171_fu_105  |    0    |    0    |    15   |
|          |  sub_ln1171_7_fu_111 |    0    |    0    |    15   |
|          |  sub_ln1171_1_fu_127 |    0    |    0    |    15   |
|    sub   |  sub_ln1171_2_fu_164 |    0    |    0    |    15   |
|          |  sub_ln1171_3_fu_180 |    0    |    0    |    15   |
|          |  sub_ln1171_4_fu_214 |    0    |    0    |    15   |
|          |  sub_ln1171_5_fu_230 |    0    |    0    |    15   |
|          |  sub_ln1171_6_fu_246 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |  add_ln740_3_fu_319  |    0    |    0    |    11   |
|          |  add_ln740_4_fu_325  |    0    |    0    |    11   |
|          |  add_ln740_5_fu_331  |    0    |    0    |    11   |
|          |  add_ln740_6_fu_337  |    0    |    0    |    11   |
|    add   |  add_ln740_7_fu_343  |    0    |    0    |    11   |
|          |  add_ln740_8_fu_349  |    0    |    0    |    11   |
|          |   add_ln740_fu_361   |    0    |    0    |    12   |
|          |  add_ln740_1_fu_381  |    0    |    0    |    12   |
|          |  add_ln740_2_fu_405  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1171_fu_76   |    0    |    0    |    62   |
|----------|----------------------|---------|---------|---------|
|          |  p_read25_read_fu_58 |    0    |    0    |    0    |
|   read   |  p_read14_read_fu_64 |    0    |    0    |    0    |
|          |  p_read_6_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      r_V_0_fu_89     |    0    |    0    |    0    |
|          |  zext_ln1171_fu_101  |    0    |    0    |    0    |
|          |     r_V_1_fu_143     |    0    |    0    |    0    |
|          | zext_ln1171_1_fu_147 |    0    |    0    |    0    |
|          | zext_ln1171_2_fu_160 |    0    |    0    |    0    |
|          |     r_V_2_fu_186     |    0    |    0    |    0    |
|   zext   | zext_ln1171_3_fu_198 |    0    |    0    |    0    |
|          | zext_ln1171_4_fu_210 |    0    |    0    |    0    |
|          |   zext_ln712_fu_292  |    0    |    0    |    0    |
|          |  zext_ln712_1_fu_304 |    0    |    0    |    0    |
|          |  zext_ln712_2_fu_307 |    0    |    0    |    0    |
|          |   zext_ln740_fu_316  |    0    |    0    |    0    |
|          |  zext_ln740_1_fu_358 |    0    |    0    |    0    |
|          |  zext_ln740_2_fu_402 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_93     |    0    |    0    |    0    |
|          |  shl_ln1171_1_fu_152 |    0    |    0    |    0    |
|          |  shl_ln1171_2_fu_190 |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1171_3_fu_202 |    0    |    0    |    0    |
|          |    shl_ln1_fu_367    |    0    |    0    |    0    |
|          |     tmp_1_fu_387     |    0    |    0    |    0    |
|          |     tmp_2_fu_411     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_117   |    0    |    0    |    0    |
|          | trunc_ln717_5_fu_133 |    0    |    0    |    0    |
|          | trunc_ln717_6_fu_170 |    0    |    0    |    0    |
|          | trunc_ln717_7_fu_220 |    0    |    0    |    0    |
|partselect| trunc_ln717_8_fu_236 |    0    |    0    |    0    |
|          |   trunc_ln3_fu_252   |    0    |    0    |    0    |
|          | trunc_ln712_1_fu_262 |    0    |    0    |    0    |
|          | trunc_ln712_2_fu_272 |    0    |    0    |    0    |
|          |   trunc_ln4_fu_282   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln712_fu_295  |    0    |    0    |    0    |
|          |  sext_ln712_1_fu_298 |    0    |    0    |    0    |
|          |  sext_ln712_2_fu_301 |    0    |    0    |    0    |
|          |  sext_ln712_3_fu_310 |    0    |    0    |    0    |
|          |  sext_ln712_4_fu_313 |    0    |    0    |    0    |
|   sext   |   sext_ln740_fu_355  |    0    |    0    |    0    |
|          |  sext_ln740_1_fu_375 |    0    |    0    |    0    |
|          |  sext_ln740_2_fu_378 |    0    |    0    |    0    |
|          |  sext_ln740_3_fu_395 |    0    |    0    |    0    |
|          |  sext_ln740_4_fu_399 |    0    |    0    |    0    |
|          |  sext_ln740_5_fu_419 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_423      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_429     |    0    |    0    |    0    |
|          |     mrv_2_fu_435     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   284   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln740_3_reg_486 |   12   |
| add_ln740_4_reg_491 |   12   |
| add_ln740_5_reg_496 |   12   |
| add_ln740_6_reg_501 |   12   |
| add_ln740_7_reg_506 |   12   |
| add_ln740_8_reg_511 |   12   |
|  trunc_ln3_reg_466  |   11   |
|  trunc_ln4_reg_481  |   11   |
|trunc_ln712_1_reg_471|   11   |
|trunc_ln712_2_reg_476|   10   |
|trunc_ln717_5_reg_446|   11   |
|trunc_ln717_6_reg_451|   11   |
|trunc_ln717_7_reg_456|   11   |
|trunc_ln717_8_reg_461|   11   |
|   trunc_ln_reg_441  |   11   |
+---------------------+--------+
|        Total        |   170  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   284  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   170  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   170  |   284  |
+-----------+--------+--------+--------+
