// Seed: 1522218350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1 : 1-""],
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12, id_13;
endmodule
module module_1 #(
    parameter id_18 = 32'd14,
    parameter id_27 = 32'd31,
    parameter id_41 = 32'd90,
    parameter id_43 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[id_41 : id_27],
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32[id_18 : id_43],
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    _id_41,
    id_42,
    _id_43,
    id_44,
    id_45,
    id_46
);
  output wire id_46;
  output wire id_45;
  output wire id_44;
  inout wire _id_43;
  inout wire id_42;
  input wire _id_41;
  output wire id_40;
  output wire id_39;
  input wire id_38;
  module_0 modCall_1 (
      id_44,
      id_33,
      id_21,
      id_2,
      id_9,
      id_7,
      id_28,
      id_16,
      id_5,
      id_42,
      id_31
  );
  input wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  inout wire id_33;
  input logic [7:0] id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire _id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  input wire _id_18;
  input wire id_17;
  inout logic [7:0] id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_42.id_19 = id_13;
  assign id_11 = id_10[1'b0];
endmodule
