Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 19 11:15:51 2020
| Host         : DESKTOP-PGG00VI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lfsr_wrapper_control_sets_placed.rpt
| Design       : lfsr_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           12 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              20 |           10 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+---------------+--------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            | Enable Signal |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+---------------+--------------------------------------------------------------------+------------------+----------------+
|  LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2_n_0    |               | LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_2_n_0       |                1 |              1 |
|  LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1_n_0 |               | LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0_n_0 |               | LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1_n_0    |               | LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_2_n_0       |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[0].FIRST.FF1/internal_dff/q_reg_LDC_i_1__2_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[1].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[2].INTERNAL.FFI/internal_dff/q_reg_LDC_i_2__1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | LFSR_MAPPING/GEN[3].INTERNAL.FFI/internal_dff/q_reg_LDC_i_1_n_0    |                1 |              1 |
|  clk_IBUF_BUFG                                                      |               | reset_IBUF                                                         |                2 |             12 |
+---------------------------------------------------------------------+---------------+--------------------------------------------------------------------+------------------+----------------+


