#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb77840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb779d0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xb89ca0 .functor NOT 1, L_0xbb6760, C4<0>, C4<0>, C4<0>;
L_0xbb6010 .functor XOR 5, L_0xbb6470, L_0xbb6510, C4<00000>, C4<00000>;
L_0xbb6650 .functor XOR 5, L_0xbb6010, L_0xbb65b0, C4<00000>, C4<00000>;
v0xbb26e0_0 .net *"_ivl_10", 4 0, L_0xbb65b0;  1 drivers
v0xbb27e0_0 .net *"_ivl_12", 4 0, L_0xbb6650;  1 drivers
v0xbb28c0_0 .net *"_ivl_2", 4 0, L_0xbb63d0;  1 drivers
v0xbb2980_0 .net *"_ivl_4", 4 0, L_0xbb6470;  1 drivers
v0xbb2a60_0 .net *"_ivl_6", 4 0, L_0xbb6510;  1 drivers
v0xbb2b90_0 .net *"_ivl_8", 4 0, L_0xbb6010;  1 drivers
v0xbb2c70_0 .var "clk", 0 0;
v0xbb2d10_0 .net "in", 0 0, v0xbb00d0_0;  1 drivers
v0xbb2db0_0 .net "next_state_dut", 3 0, L_0xbb5c80;  1 drivers
v0xbb2e50_0 .net "next_state_ref", 3 0, L_0xbb4350;  1 drivers
v0xbb2ef0_0 .net "out_dut", 0 0, L_0xbb6260;  1 drivers
v0xbb2fc0_0 .net "out_ref", 0 0, L_0xbb4790;  1 drivers
v0xbb3090_0 .net "state", 3 0, v0xbb0270_0;  1 drivers
v0xbb3130_0 .var/2u "stats1", 223 0;
v0xbb31d0_0 .var/2u "strobe", 0 0;
v0xbb3290_0 .net "tb_match", 0 0, L_0xbb6760;  1 drivers
v0xbb3360_0 .net "tb_mismatch", 0 0, L_0xb89ca0;  1 drivers
L_0xbb63d0 .concat [ 1 4 0 0], L_0xbb4790, L_0xbb4350;
L_0xbb6470 .concat [ 1 4 0 0], L_0xbb4790, L_0xbb4350;
L_0xbb6510 .concat [ 1 4 0 0], L_0xbb6260, L_0xbb5c80;
L_0xbb65b0 .concat [ 1 4 0 0], L_0xbb4790, L_0xbb4350;
L_0xbb6760 .cmp/eeq 5, L_0xbb63d0, L_0xbb6650;
S_0xb77b60 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xb779d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xb63d50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xb63d90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xb63dd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xb63e10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xb61f80 .functor OR 1, L_0xbb3560, L_0xbb3600, C4<0>, C4<0>;
L_0xb78510 .functor NOT 1, v0xbb00d0_0, C4<0>, C4<0>, C4<0>;
L_0xb8bdd0 .functor AND 1, L_0xb61f80, L_0xb78510, C4<1>, C4<1>;
L_0xbb39c0 .functor OR 1, L_0xbb3850, L_0xbb38f0, C4<0>, C4<0>;
L_0xbb3ce0 .functor OR 1, L_0xbb39c0, L_0xbb3b30, C4<0>, C4<0>;
L_0xbb3df0 .functor AND 1, L_0xbb3ce0, v0xbb00d0_0, C4<1>, C4<1>;
L_0xbb4070 .functor OR 1, L_0xbb3ef0, L_0xbb3fd0, C4<0>, C4<0>;
L_0xbb4180 .functor NOT 1, v0xbb00d0_0, C4<0>, C4<0>, C4<0>;
L_0xbb4240 .functor AND 1, L_0xbb4070, L_0xbb4180, C4<1>, C4<1>;
L_0xbb4620 .functor AND 1, L_0xbb4580, v0xbb00d0_0, C4<1>, C4<1>;
v0xb89e10_0 .net *"_ivl_10", 0 0, L_0xb8bdd0;  1 drivers
v0xb89eb0_0 .net *"_ivl_15", 0 0, L_0xbb3850;  1 drivers
v0xb62090_0 .net *"_ivl_17", 0 0, L_0xbb38f0;  1 drivers
v0xb62160_0 .net *"_ivl_18", 0 0, L_0xbb39c0;  1 drivers
v0xbaeb50_0 .net *"_ivl_21", 0 0, L_0xbb3b30;  1 drivers
v0xbaec80_0 .net *"_ivl_22", 0 0, L_0xbb3ce0;  1 drivers
v0xbaed60_0 .net *"_ivl_24", 0 0, L_0xbb3df0;  1 drivers
v0xbaee40_0 .net *"_ivl_29", 0 0, L_0xbb3ef0;  1 drivers
v0xbaef20_0 .net *"_ivl_3", 0 0, L_0xbb3560;  1 drivers
v0xbaf090_0 .net *"_ivl_31", 0 0, L_0xbb3fd0;  1 drivers
v0xbaf170_0 .net *"_ivl_32", 0 0, L_0xbb4070;  1 drivers
v0xbaf250_0 .net *"_ivl_34", 0 0, L_0xbb4180;  1 drivers
v0xbaf330_0 .net *"_ivl_36", 0 0, L_0xbb4240;  1 drivers
v0xbaf410_0 .net *"_ivl_42", 0 0, L_0xbb4580;  1 drivers
v0xbaf4f0_0 .net *"_ivl_43", 0 0, L_0xbb4620;  1 drivers
v0xbaf5d0_0 .net *"_ivl_5", 0 0, L_0xbb3600;  1 drivers
v0xbaf6b0_0 .net *"_ivl_6", 0 0, L_0xb61f80;  1 drivers
v0xbaf8a0_0 .net *"_ivl_8", 0 0, L_0xb78510;  1 drivers
v0xbaf980_0 .net "in", 0 0, v0xbb00d0_0;  alias, 1 drivers
v0xbafa40_0 .net "next_state", 3 0, L_0xbb4350;  alias, 1 drivers
v0xbafb20_0 .net "out", 0 0, L_0xbb4790;  alias, 1 drivers
v0xbafbe0_0 .net "state", 3 0, v0xbb0270_0;  alias, 1 drivers
L_0xbb3560 .part v0xbb0270_0, 0, 1;
L_0xbb3600 .part v0xbb0270_0, 2, 1;
L_0xbb3850 .part v0xbb0270_0, 0, 1;
L_0xbb38f0 .part v0xbb0270_0, 1, 1;
L_0xbb3b30 .part v0xbb0270_0, 3, 1;
L_0xbb3ef0 .part v0xbb0270_0, 1, 1;
L_0xbb3fd0 .part v0xbb0270_0, 3, 1;
L_0xbb4350 .concat8 [ 1 1 1 1], L_0xb8bdd0, L_0xbb3df0, L_0xbb4240, L_0xbb4620;
L_0xbb4580 .part v0xbb0270_0, 2, 1;
L_0xbb4790 .part v0xbb0270_0, 3, 1;
S_0xbafd40 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xb779d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xbaff10_0 .net "clk", 0 0, v0xbb2c70_0;  1 drivers
v0xbafff0_0 .var/2s "errored1", 31 0;
v0xbb00d0_0 .var "in", 0 0;
v0xbb01d0_0 .var/2s "onehot_error", 31 0;
v0xbb0270_0 .var "state", 3 0;
v0xbb0380_0 .net "tb_match", 0 0, L_0xbb6760;  alias, 1 drivers
E_0xb70f30/0 .event negedge, v0xbaff10_0;
E_0xb70f30/1 .event posedge, v0xbaff10_0;
E_0xb70f30 .event/or E_0xb70f30/0, E_0xb70f30/1;
S_0xbb04d0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xb779d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f63656c4018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbb4890 .functor XNOR 1, v0xbb00d0_0, L_0x7f63656c4018, C4<0>, C4<0>;
L_0xbb4b50 .functor OR 1, L_0xbb4a10, L_0xbb4ab0, C4<0>, C4<0>;
L_0x7f63656c40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbb4df0 .functor XNOR 1, v0xbb00d0_0, L_0x7f63656c40a8, C4<0>, C4<0>;
L_0xbb5230 .functor OR 1, L_0xbb4eb0, L_0xbb4f80, C4<0>, C4<0>;
L_0xbb5450 .functor OR 1, L_0xbb5230, L_0xbb5370, C4<0>, C4<0>;
L_0x7f63656c4138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbb5740 .functor XNOR 1, v0xbb00d0_0, L_0x7f63656c4138, C4<0>, C4<0>;
L_0xbb59d0 .functor OR 1, L_0xbb5840, L_0xbb5930, C4<0>, C4<0>;
L_0x7f63656c41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xbb5e60 .functor XNOR 1, v0xbb00d0_0, L_0x7f63656c41c8, C4<0>, C4<0>;
v0xbb0770_0 .net *"_ivl_11", 0 0, L_0xbb4b50;  1 drivers
L_0x7f63656c4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbb0830_0 .net/2u *"_ivl_12", 0 0, L_0x7f63656c4060;  1 drivers
v0xbb0910_0 .net *"_ivl_14", 0 0, L_0xbb4c60;  1 drivers
v0xbb0a00_0 .net/2u *"_ivl_18", 0 0, L_0x7f63656c40a8;  1 drivers
v0xbb0ae0_0 .net/2u *"_ivl_2", 0 0, L_0x7f63656c4018;  1 drivers
v0xbb0c10_0 .net *"_ivl_20", 0 0, L_0xbb4df0;  1 drivers
L_0x7f63656c40f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbb0cd0_0 .net/2u *"_ivl_22", 0 0, L_0x7f63656c40f0;  1 drivers
v0xbb0db0_0 .net *"_ivl_25", 0 0, L_0xbb4eb0;  1 drivers
v0xbb0e90_0 .net *"_ivl_27", 0 0, L_0xbb4f80;  1 drivers
v0xbb1000_0 .net *"_ivl_29", 0 0, L_0xbb5230;  1 drivers
v0xbb10c0_0 .net *"_ivl_31", 0 0, L_0xbb5370;  1 drivers
v0xbb11a0_0 .net *"_ivl_33", 0 0, L_0xbb5450;  1 drivers
v0xbb1260_0 .net *"_ivl_34", 0 0, L_0xbb5560;  1 drivers
v0xbb1340_0 .net/2u *"_ivl_38", 0 0, L_0x7f63656c4138;  1 drivers
v0xbb1420_0 .net *"_ivl_4", 0 0, L_0xbb4890;  1 drivers
v0xbb14e0_0 .net *"_ivl_40", 0 0, L_0xbb5740;  1 drivers
v0xbb15a0_0 .net *"_ivl_43", 0 0, L_0xbb5840;  1 drivers
v0xbb1790_0 .net *"_ivl_45", 0 0, L_0xbb5930;  1 drivers
v0xbb1870_0 .net *"_ivl_47", 0 0, L_0xbb59d0;  1 drivers
L_0x7f63656c4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbb1930_0 .net/2u *"_ivl_48", 0 0, L_0x7f63656c4180;  1 drivers
v0xbb1a10_0 .net *"_ivl_50", 0 0, L_0xbb5ae0;  1 drivers
v0xbb1af0_0 .net/2u *"_ivl_55", 0 0, L_0x7f63656c41c8;  1 drivers
v0xbb1bd0_0 .net *"_ivl_57", 0 0, L_0xbb5e60;  1 drivers
L_0x7f63656c4210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xbb1c90_0 .net/2u *"_ivl_59", 0 0, L_0x7f63656c4210;  1 drivers
v0xbb1d70_0 .net *"_ivl_62", 0 0, L_0xbb5f70;  1 drivers
v0xbb1e50_0 .net *"_ivl_63", 0 0, L_0xbb6080;  1 drivers
v0xbb1f30_0 .net *"_ivl_7", 0 0, L_0xbb4a10;  1 drivers
v0xbb2010_0 .net *"_ivl_9", 0 0, L_0xbb4ab0;  1 drivers
v0xbb20f0_0 .net "in", 0 0, v0xbb00d0_0;  alias, 1 drivers
v0xbb2190_0 .net "next_state", 3 0, L_0xbb5c80;  alias, 1 drivers
v0xbb2270_0 .net "out", 0 0, L_0xbb6260;  alias, 1 drivers
v0xbb2330_0 .net "state", 3 0, v0xbb0270_0;  alias, 1 drivers
L_0xbb4a10 .part v0xbb0270_0, 0, 1;
L_0xbb4ab0 .part v0xbb0270_0, 2, 1;
L_0xbb4c60 .functor MUXZ 1, L_0x7f63656c4060, L_0xbb4b50, L_0xbb4890, C4<>;
L_0xbb4eb0 .part v0xbb0270_0, 0, 1;
L_0xbb4f80 .part v0xbb0270_0, 1, 1;
L_0xbb5370 .part v0xbb0270_0, 3, 1;
L_0xbb5560 .functor MUXZ 1, L_0xbb5450, L_0x7f63656c40f0, L_0xbb4df0, C4<>;
L_0xbb5840 .part v0xbb0270_0, 1, 1;
L_0xbb5930 .part v0xbb0270_0, 3, 1;
L_0xbb5ae0 .functor MUXZ 1, L_0x7f63656c4180, L_0xbb59d0, L_0xbb5740, C4<>;
L_0xbb5c80 .concat8 [ 1 1 1 1], L_0xbb4c60, L_0xbb5560, L_0xbb5ae0, L_0xbb6080;
L_0xbb5f70 .part v0xbb0270_0, 2, 1;
L_0xbb6080 .functor MUXZ 1, L_0xbb5f70, L_0x7f63656c4210, L_0xbb5e60, C4<>;
L_0xbb6260 .part v0xbb0270_0, 3, 1;
S_0xbb24c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xb779d0;
 .timescale -12 -12;
E_0xb711f0 .event anyedge, v0xbb31d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbb31d0_0;
    %nor/r;
    %assign/vec4 v0xbb31d0_0, 0;
    %wait E_0xb711f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbafd40;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbafff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbb01d0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xbafd40;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb70f30;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xbb0270_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xbb00d0_0, 0;
    %load/vec4 v0xbb0380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbb01d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbb01d0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbafff0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb70f30;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xbb0270_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xbb00d0_0, 0;
    %load/vec4 v0xbb0380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbafff0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbafff0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xbb01d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xbafff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xbb01d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xbafff0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xb779d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbb31d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb779d0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xbb2c70_0;
    %inv;
    %store/vec4 v0xbb2c70_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xb779d0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbaff10_0, v0xbb3360_0, v0xbb2d10_0, v0xbb3090_0, v0xbb2e50_0, v0xbb2db0_0, v0xbb2fc0_0, v0xbb2ef0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb779d0;
T_6 ;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xb779d0;
T_7 ;
    %wait E_0xb70f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbb3130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
    %load/vec4 v0xbb3290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbb3130_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xbb2e50_0;
    %load/vec4 v0xbb2e50_0;
    %load/vec4 v0xbb2db0_0;
    %xor;
    %load/vec4 v0xbb2e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xbb2fc0_0;
    %load/vec4 v0xbb2fc0_0;
    %load/vec4 v0xbb2ef0_0;
    %xor;
    %load/vec4 v0xbb2fc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xbb3130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbb3130_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/machine/fsm3onehot/iter0/response3/top_module.sv";
