# FPGA Project

This is an FPGA project containing VHDL and Verilog code.

# module1

### File: test/verilog/module1.v

```
//This is module NO1
//inputs:
//a : input 1
//outputs:
//b : output 1
```

## module2

### File: test/verilog/module2.v

```
//This is module NO2
//inputs:
//a : input 1
//outputs:
//b : output 1
```

## module3

### File: test/verilog/module3.v

```
//This is module NO3
//inputs:
//a : input 1
//outputs:
//b : output 1
```

### module4

### File: test/verilog/module4.v

```
//This is module NO4
//inputs:
//a : input 1
//outputs:
//b : output 1
```

## module5

### File: test/vhdl/module5.vhd

### module6

### File: test/vhdl/module6.vhd

#### module7

### File: test/vhdl/module7.vhd

##### module8

### File: test/vhdl/module8.vhd
