<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: continuous assignment with delay test
should_fail: 1
tags: 10.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-10
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
time_elapsed: 0.088s
ram usage: 11640 KB
</pre>
<pre class="log">

%Error-PROCASSWIRE: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-14" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:14</a>: Procedural assignment to wire, perhaps intended var (IEEE 2017 6.5): &#39;w&#39;
                                                                                                           : ... In instance top
 w = #10 a &amp; b;
 ^
%Error: Exiting due to 1 error(s)
        ... See the manual and https://verilator.org for more assistance.
scr.sh: 3: scr.sh: ./vbuild/vmain: not found

</pre>
</body>