

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Jan 27 12:45:39 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        proj_axi_master
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      298|      298|  1.490 us|  1.490 us|  299|  299|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |       52|       52|         4|          1|          1|    50|       yes|
        |- VITIS_LOOP_36_1  |       52|       52|         4|          1|          1|    50|       yes|
        |- Loop 3           |       51|       51|         3|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 152
* Pipeline : 3
  Pipeline-0 : II = 1, D = 4, States = { 72 73 74 75 }
  Pipeline-1 : II = 1, D = 4, States = { 77 78 79 80 }
  Pipeline-2 : II = 1, D = 3, States = { 82 83 84 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 76 73 
73 --> 74 
74 --> 75 
75 --> 72 
76 --> 77 
77 --> 81 78 
78 --> 79 
79 --> 80 
80 --> 77 
81 --> 82 
82 --> 85 83 
83 --> 84 
84 --> 82 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 153 [1/1] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a"   --->   Operation 153 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%buff = alloca i64 1" [example.cpp:29]   --->   Operation 154 'alloca' 'buff' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %a_read, i32 3, i32 63" [example.cpp:34]   --->   Operation 155 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i61 %trunc_ln" [example.cpp:34]   --->   Operation 156 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln34" [example.cpp:34]   --->   Operation 157 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [70/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 159 [69/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 160 [68/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 161 [67/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 162 [66/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 163 [65/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 164 [64/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 165 [63/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 166 [62/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 167 [61/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 168 [60/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 169 [59/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 170 [58/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 3.65>
ST_15 : Operation 171 [57/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 3.65>
ST_16 : Operation 172 [56/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 3.65>
ST_17 : Operation 173 [55/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 174 [54/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 175 [53/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 3.65>
ST_20 : Operation 176 [52/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 3.65>
ST_21 : Operation 177 [51/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 3.65>
ST_22 : Operation 178 [50/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 179 [49/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 180 [48/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 3.65>
ST_25 : Operation 181 [47/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 182 [46/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 183 [45/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 183 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 184 [44/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 184 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 3.65>
ST_29 : Operation 185 [43/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 185 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 3.65>
ST_30 : Operation 186 [42/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 186 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 3.65>
ST_31 : Operation 187 [41/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 187 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 3.65>
ST_32 : Operation 188 [40/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 188 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 3.65>
ST_33 : Operation 189 [39/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 189 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 3.65>
ST_34 : Operation 190 [38/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 190 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 3.65>
ST_35 : Operation 191 [37/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 191 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.65>
ST_36 : Operation 192 [36/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 192 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 3.65>
ST_37 : Operation 193 [35/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 193 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 3.65>
ST_38 : Operation 194 [34/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 194 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 3.65>
ST_39 : Operation 195 [33/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 195 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 196 [32/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 196 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 197 [31/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 197 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 3.65>
ST_42 : Operation 198 [30/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 198 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 3.65>
ST_43 : Operation 199 [29/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 199 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 200 [28/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 200 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 201 [27/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 201 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 3.65>
ST_46 : Operation 202 [26/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 202 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 3.65>
ST_47 : Operation 203 [25/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 203 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 3.65>
ST_48 : Operation 204 [24/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 204 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 3.65>
ST_49 : Operation 205 [23/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 205 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 3.65>
ST_50 : Operation 206 [22/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 206 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 3.65>
ST_51 : Operation 207 [21/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 207 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 3.65>
ST_52 : Operation 208 [20/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 208 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 3.65>
ST_53 : Operation 209 [19/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 209 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 3.65>
ST_54 : Operation 210 [18/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 210 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 3.65>
ST_55 : Operation 211 [17/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 211 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 3.65>
ST_56 : Operation 212 [16/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 212 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 3.65>
ST_57 : Operation 213 [15/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 213 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 3.65>
ST_58 : Operation 214 [14/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 214 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 3.65>
ST_59 : Operation 215 [13/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 215 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 3.65>
ST_60 : Operation 216 [12/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 216 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 3.65>
ST_61 : Operation 217 [11/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 217 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 3.65>
ST_62 : Operation 218 [10/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 218 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 3.65>
ST_63 : Operation 219 [9/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 219 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 3.65>
ST_64 : Operation 220 [8/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 220 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 3.65>
ST_65 : Operation 221 [7/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 221 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 3.65>
ST_66 : Operation 222 [6/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 222 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 3.65>
ST_67 : Operation 223 [5/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 223 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 3.65>
ST_68 : Operation 224 [4/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 224 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 3.65>
ST_69 : Operation 225 [3/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 225 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 3.65>
ST_70 : Operation 226 [2/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 226 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 3.65>
ST_71 : Operation 227 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 227 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_9, i32 0, i32 0, void @empty, i32 64, i32 50, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_2, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 234 [1/70] (3.65ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:34]   --->   Operation 234 'readreq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 235 [1/1] (1.58ns)   --->   "%br_ln34 = br void %load-store-loop3" [example.cpp:34]   --->   Operation 235 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 72 <SV = 71> <Delay = 1.82>
ST_72 : Operation 236 [1/1] (0.00ns)   --->   "%loop_index4 = phi i6 0, void, i6 %empty_16, void %load-store-loop3.split._crit_edge"   --->   Operation 236 'phi' 'loop_index4' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 237 [1/1] (0.00ns)   --->   "%shiftreg9 = phi i32 0, void, i32 %p_cast1, void %load-store-loop3.split._crit_edge" [example.cpp:34]   --->   Operation 237 'phi' 'shiftreg9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 238 [1/1] (1.82ns)   --->   "%empty_16 = add i6 %loop_index4, i6 1"   --->   Operation 238 'add' 'empty_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 239 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 240 [1/1] (1.42ns)   --->   "%exitcond64 = icmp_eq  i6 %loop_index4, i6 50"   --->   Operation 240 'icmp' 'exitcond64' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 241 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 241 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond64, void %load-store-loop3.split, void %memcpy-split2.preheader"   --->   Operation 242 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 243 [1/1] (0.00ns)   --->   "%empty_18 = trunc i6 %loop_index4"   --->   Operation 243 'trunc' 'empty_18' <Predicate = (!exitcond64)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 3.65>
ST_73 : Operation 244 [1/1] (3.65ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %gmem_addr" [example.cpp:34]   --->   Operation 244 'read' 'gmem_addr_read' <Predicate = (!exitcond64 & !empty_18)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 1.58>
ST_74 : Operation 245 [1/1] (0.00ns)   --->   "%shiftreg9_cast = zext i32 %shiftreg9" [example.cpp:34]   --->   Operation 245 'zext' 'shiftreg9_cast' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_74 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln0 = br i1 %empty_18, void, void %load-store-loop3.split._crit_edge"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!exitcond64)> <Delay = 1.58>
ST_74 : Operation 247 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop3.split._crit_edge"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!exitcond64 & !empty_18)> <Delay = 1.58>
ST_74 : Operation 248 [1/1] (0.00ns)   --->   "%empty_19 = phi i64 %gmem_addr_read, void, i64 %shiftreg9_cast, void %load-store-loop3.split" [example.cpp:34]   --->   Operation 248 'phi' 'empty_19' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_74 : Operation 249 [1/1] (0.00ns)   --->   "%empty_20 = trunc i64 %empty_19" [example.cpp:34]   --->   Operation 249 'trunc' 'empty_20' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_74 : Operation 250 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %empty_19, i32 32, i32 63" [example.cpp:34]   --->   Operation 250 'partselect' 'p_cast1' <Predicate = (!exitcond64)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 3.25>
ST_75 : Operation 251 [1/1] (0.00ns)   --->   "%loop_index4_cast2 = zext i6 %loop_index4"   --->   Operation 251 'zext' 'loop_index4_cast2' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_75 : Operation 252 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %loop_index4_cast2"   --->   Operation 252 'getelementptr' 'buff_addr' <Predicate = (!exitcond64)> <Delay = 0.00>
ST_75 : Operation 253 [1/1] (3.25ns)   --->   "%store_ln34 = store i32 %empty_20, i6 %buff_addr" [example.cpp:34]   --->   Operation 253 'store' 'store_ln34' <Predicate = (!exitcond64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop3"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!exitcond64)> <Delay = 0.00>

State 76 <SV = 72> <Delay = 1.58>
ST_76 : Operation 255 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memcpy-split2"   --->   Operation 255 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 77 <SV = 73> <Delay = 3.25>
ST_77 : Operation 256 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln36, void %.split, i6 0, void %memcpy-split2.preheader" [example.cpp:36]   --->   Operation 256 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 257 [1/1] (1.82ns)   --->   "%add_ln36 = add i6 %i, i6 1" [example.cpp:36]   --->   Operation 257 'add' 'add_ln36' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 258 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 259 [1/1] (1.42ns)   --->   "%icmp_ln36 = icmp_eq  i6 %i, i6 50" [example.cpp:36]   --->   Operation 259 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 260 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 260 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %.split, void" [example.cpp:36]   --->   Operation 261 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 262 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [example.cpp:36]   --->   Operation 262 'zext' 'i_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_77 : Operation 263 [1/1] (0.00ns)   --->   "%buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %i_cast" [example.cpp:37]   --->   Operation 263 'getelementptr' 'buff_addr_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_77 : Operation 264 [2/2] (3.25ns)   --->   "%buff_load = load i6 %buff_addr_1" [example.cpp:37]   --->   Operation 264 'load' 'buff_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 78 <SV = 74> <Delay = 3.25>
ST_78 : Operation 265 [1/2] (3.25ns)   --->   "%buff_load = load i6 %buff_addr_1" [example.cpp:37]   --->   Operation 265 'load' 'buff_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 79 <SV = 75> <Delay = 2.55>
ST_79 : Operation 266 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %buff_load, i32 100" [example.cpp:37]   --->   Operation 266 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 76> <Delay = 3.25>
ST_80 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [example.cpp:28]   --->   Operation 267 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_80 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln37 = store i32 %add_ln37, i6 %buff_addr_1" [example.cpp:37]   --->   Operation 268 'store' 'store_ln37' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_80 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memcpy-split2"   --->   Operation 269 'br' 'br_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 81 <SV = 74> <Delay = 3.65>
ST_81 : Operation 270 [1/1] (3.65ns)   --->   "%empty_22 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem_addr, i32 25" [example.cpp:40]   --->   Operation 270 'writereq' 'empty_22' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_81 : Operation 271 [1/1] (1.58ns)   --->   "%br_ln40 = br void %load-store-loop" [example.cpp:40]   --->   Operation 271 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 82 <SV = 75> <Delay = 3.25>
ST_82 : Operation 272 [1/1] (0.00ns)   --->   "%loop_index = phi i6 0, void, i6 %empty_23, void %load-store-loop.split._crit_edge"   --->   Operation 272 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 273 [1/1] (0.00ns)   --->   "%shiftreg = phi i32 0, void, i32 %phitmp_cast, void %load-store-loop.split._crit_edge"   --->   Operation 273 'phi' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 274 [1/1] (1.82ns)   --->   "%empty_23 = add i6 %loop_index, i6 1"   --->   Operation 274 'add' 'empty_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 275 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 275 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 276 [1/1] (1.42ns)   --->   "%exitcond2 = icmp_eq  i6 %loop_index, i6 50"   --->   Operation 276 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 277 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 277 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2, void %load-store-loop.split, void %memcpy-split"   --->   Operation 278 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 279 [1/1] (0.00ns)   --->   "%loop_index_cast3 = zext i6 %loop_index"   --->   Operation 279 'zext' 'loop_index_cast3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 280 [1/1] (0.00ns)   --->   "%empty_25 = trunc i6 %loop_index"   --->   Operation 280 'trunc' 'empty_25' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 281 [1/1] (0.00ns)   --->   "%buff_addr_2 = getelementptr i32 %buff, i64 0, i64 %loop_index_cast3"   --->   Operation 281 'getelementptr' 'buff_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_82 : Operation 282 [2/2] (3.25ns)   --->   "%buff_load_1 = load i6 %buff_addr_2"   --->   Operation 282 'load' 'buff_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_82 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_25, void %load-store-loop.split._crit_edge, void"   --->   Operation 283 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 83 <SV = 76> <Delay = 3.25>
ST_83 : Operation 284 [1/2] (3.25ns)   --->   "%buff_load_1 = load i6 %buff_addr_2"   --->   Operation 284 'load' 'buff_load_1' <Predicate = (!exitcond2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 84 <SV = 77> <Delay = 3.65>
ST_84 : Operation 285 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %buff_load_1, i32 %shiftreg"   --->   Operation 285 'bitconcatenate' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_84 : Operation 286 [1/1] (3.65ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %tmp, i8 255" [example.cpp:34]   --->   Operation 286 'write' 'write_ln34' <Predicate = (empty_25)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.split._crit_edge"   --->   Operation 287 'br' 'br_ln0' <Predicate = (empty_25)> <Delay = 0.00>
ST_84 : Operation 288 [1/1] (0.69ns)   --->   "%phitmp_cast = select i1 %empty_25, i32 0, i32 %buff_load_1"   --->   Operation 288 'select' 'phitmp_cast' <Predicate = (!exitcond2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 289 'br' 'br_ln0' <Predicate = (!exitcond2)> <Delay = 0.00>

State 85 <SV = 76> <Delay = 3.65>
ST_85 : Operation 290 [68/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 290 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 77> <Delay = 3.65>
ST_86 : Operation 291 [67/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 291 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 78> <Delay = 3.65>
ST_87 : Operation 292 [66/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 292 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 79> <Delay = 3.65>
ST_88 : Operation 293 [65/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 293 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 80> <Delay = 3.65>
ST_89 : Operation 294 [64/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 294 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 81> <Delay = 3.65>
ST_90 : Operation 295 [63/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 295 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 82> <Delay = 3.65>
ST_91 : Operation 296 [62/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 296 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 83> <Delay = 3.65>
ST_92 : Operation 297 [61/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 297 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 84> <Delay = 3.65>
ST_93 : Operation 298 [60/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 298 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 85> <Delay = 3.65>
ST_94 : Operation 299 [59/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 299 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 86> <Delay = 3.65>
ST_95 : Operation 300 [58/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 300 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 87> <Delay = 3.65>
ST_96 : Operation 301 [57/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 301 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 88> <Delay = 3.65>
ST_97 : Operation 302 [56/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 302 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 89> <Delay = 3.65>
ST_98 : Operation 303 [55/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 303 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 90> <Delay = 3.65>
ST_99 : Operation 304 [54/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 304 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 91> <Delay = 3.65>
ST_100 : Operation 305 [53/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 305 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 92> <Delay = 3.65>
ST_101 : Operation 306 [52/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 306 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 93> <Delay = 3.65>
ST_102 : Operation 307 [51/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 307 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 94> <Delay = 3.65>
ST_103 : Operation 308 [50/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 308 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 95> <Delay = 3.65>
ST_104 : Operation 309 [49/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 309 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 96> <Delay = 3.65>
ST_105 : Operation 310 [48/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 310 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 97> <Delay = 3.65>
ST_106 : Operation 311 [47/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 311 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 98> <Delay = 3.65>
ST_107 : Operation 312 [46/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 312 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 99> <Delay = 3.65>
ST_108 : Operation 313 [45/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 313 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 100> <Delay = 3.65>
ST_109 : Operation 314 [44/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 314 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 101> <Delay = 3.65>
ST_110 : Operation 315 [43/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 315 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 102> <Delay = 3.65>
ST_111 : Operation 316 [42/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 316 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 103> <Delay = 3.65>
ST_112 : Operation 317 [41/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 317 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 104> <Delay = 3.65>
ST_113 : Operation 318 [40/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 318 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 105> <Delay = 3.65>
ST_114 : Operation 319 [39/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 319 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 106> <Delay = 3.65>
ST_115 : Operation 320 [38/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 320 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 107> <Delay = 3.65>
ST_116 : Operation 321 [37/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 321 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 108> <Delay = 3.65>
ST_117 : Operation 322 [36/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 322 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 109> <Delay = 3.65>
ST_118 : Operation 323 [35/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 323 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 110> <Delay = 3.65>
ST_119 : Operation 324 [34/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 324 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 111> <Delay = 3.65>
ST_120 : Operation 325 [33/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 325 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 112> <Delay = 3.65>
ST_121 : Operation 326 [32/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 326 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 113> <Delay = 3.65>
ST_122 : Operation 327 [31/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 327 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 114> <Delay = 3.65>
ST_123 : Operation 328 [30/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 328 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 115> <Delay = 3.65>
ST_124 : Operation 329 [29/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 329 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 116> <Delay = 3.65>
ST_125 : Operation 330 [28/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 330 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 117> <Delay = 3.65>
ST_126 : Operation 331 [27/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 331 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 118> <Delay = 3.65>
ST_127 : Operation 332 [26/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 332 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 128 <SV = 119> <Delay = 3.65>
ST_128 : Operation 333 [25/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 333 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 129 <SV = 120> <Delay = 3.65>
ST_129 : Operation 334 [24/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 334 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 121> <Delay = 3.65>
ST_130 : Operation 335 [23/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 335 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 131 <SV = 122> <Delay = 3.65>
ST_131 : Operation 336 [22/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 336 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 132 <SV = 123> <Delay = 3.65>
ST_132 : Operation 337 [21/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 337 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 133 <SV = 124> <Delay = 3.65>
ST_133 : Operation 338 [20/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 338 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 134 <SV = 125> <Delay = 3.65>
ST_134 : Operation 339 [19/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 339 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 135 <SV = 126> <Delay = 3.65>
ST_135 : Operation 340 [18/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 340 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 136 <SV = 127> <Delay = 3.65>
ST_136 : Operation 341 [17/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 341 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 137 <SV = 128> <Delay = 3.65>
ST_137 : Operation 342 [16/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 342 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 138 <SV = 129> <Delay = 3.65>
ST_138 : Operation 343 [15/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 343 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 139 <SV = 130> <Delay = 3.65>
ST_139 : Operation 344 [14/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 344 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 131> <Delay = 3.65>
ST_140 : Operation 345 [13/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 345 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 132> <Delay = 3.65>
ST_141 : Operation 346 [12/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 346 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 133> <Delay = 3.65>
ST_142 : Operation 347 [11/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 347 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 134> <Delay = 3.65>
ST_143 : Operation 348 [10/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 348 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 135> <Delay = 3.65>
ST_144 : Operation 349 [9/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 349 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 136> <Delay = 3.65>
ST_145 : Operation 350 [8/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 350 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 146 <SV = 137> <Delay = 3.65>
ST_146 : Operation 351 [7/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 351 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 147 <SV = 138> <Delay = 3.65>
ST_147 : Operation 352 [6/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 352 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 139> <Delay = 3.65>
ST_148 : Operation 353 [5/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 353 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 149 <SV = 140> <Delay = 3.65>
ST_149 : Operation 354 [4/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 354 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 150 <SV = 141> <Delay = 3.65>
ST_150 : Operation 355 [3/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 355 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 151 <SV = 142> <Delay = 3.65>
ST_151 : Operation 356 [2/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 356 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 152 <SV = 143> <Delay = 3.65>
ST_152 : Operation 357 [1/68] (3.65ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem_addr" [example.cpp:41]   --->   Operation 357 'writeresp' 'empty_26' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_152 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [example.cpp:41]   --->   Operation 358 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'a' [10]  (1 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', example.cpp:34) [14]  (0 ns)
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 20>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 21>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 22>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 23>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 24>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 25>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 26>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 27>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 28>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 29>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 30>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 31>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 32>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 33>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 34>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 35>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 36>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 37>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 38>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 39>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 40>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 41>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 42>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 43>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 44>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 45>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 46>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 47>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 48>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 49>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 50>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 51>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 52>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 53>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 54>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 55>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 56>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 57>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 58>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 59>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 60>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 61>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 62>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 63>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 64>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 65>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 66>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 67>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 68>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 69>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 70>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 71>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:34) [15]  (3.65 ns)

 <State 72>: 1.83ns
The critical path consists of the following:
	'phi' operation ('loop_index4') with incoming values : ('empty_16') [18]  (0 ns)
	'add' operation ('empty_16') [20]  (1.83 ns)

 <State 73>: 3.65ns
The critical path consists of the following:
	bus read on port 'gmem' (example.cpp:34) [31]  (3.65 ns)

 <State 74>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_19', example.cpp:34) with incoming values : ('shiftreg9_cast', example.cpp:34) ('gmem_addr_read', example.cpp:34) [34]  (1.59 ns)
	'phi' operation ('empty_19', example.cpp:34) with incoming values : ('shiftreg9_cast', example.cpp:34) ('gmem_addr_read', example.cpp:34) [34]  (0 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buff_addr') [37]  (0 ns)
	'store' operation ('store_ln34', example.cpp:34) of variable 'empty_20', example.cpp:34 on array 'buff', example.cpp:29 [38]  (3.25 ns)

 <State 76>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', example.cpp:36) with incoming values : ('add_ln36', example.cpp:36) [43]  (1.59 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', example.cpp:36) with incoming values : ('add_ln36', example.cpp:36) [43]  (0 ns)
	'getelementptr' operation ('buff_addr_1', example.cpp:37) [52]  (0 ns)
	'load' operation ('buff_load', example.cpp:37) on array 'buff', example.cpp:29 [53]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'load' operation ('buff_load', example.cpp:37) on array 'buff', example.cpp:29 [53]  (3.25 ns)

 <State 79>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln37', example.cpp:37) [54]  (2.55 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln37', example.cpp:37) of variable 'add_ln37', example.cpp:37 on array 'buff', example.cpp:29 [55]  (3.25 ns)

 <State 81>: 3.65ns
The critical path consists of the following:
	bus request on port 'gmem' (example.cpp:40) [58]  (3.65 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_23') [61]  (0 ns)
	'getelementptr' operation ('buff_addr_2') [71]  (0 ns)
	'load' operation ('buff_load_1') on array 'buff', example.cpp:29 [72]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'load' operation ('buff_load_1') on array 'buff', example.cpp:29 [72]  (3.25 ns)

 <State 84>: 3.65ns
The critical path consists of the following:
	bus write on port 'gmem' (example.cpp:34) [76]  (3.65 ns)

 <State 85>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 86>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 87>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 88>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 89>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 90>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 91>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 92>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 93>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 94>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 95>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 96>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 97>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 98>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 99>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 100>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 101>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 102>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 103>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 104>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 105>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 106>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 107>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 108>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 109>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 110>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 111>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 112>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 113>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 114>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 115>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 116>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 117>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 118>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 119>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 120>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 121>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 122>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 123>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 124>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 125>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 126>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 127>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 128>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 129>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 130>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 131>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 132>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 133>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 134>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 135>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 136>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 137>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 138>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 139>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 140>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 141>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 142>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 143>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 144>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 145>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 146>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 147>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 148>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 149>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 150>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 151>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)

 <State 152>: 3.65ns
The critical path consists of the following:
	bus response on port 'gmem' (example.cpp:41) [82]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
