<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › sgivw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sgivw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/drivers/video/sgivw.h -- SGI DBE frame buffer device header</span>
<span class="cm"> *</span>
<span class="cm"> *      Copyright (C) 1999 Silicon Graphics, Inc.</span>
<span class="cm"> *      Jeffrey Newquist, newquist@engr.sgi.som</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> *  License. See the file COPYING in the main directory of this archive for</span>
<span class="cm"> *  more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __SGIVWFB_H__</span>
<span class="cp">#define __SGIVWFB_H__</span>

<span class="cp">#define DBE_GETREG(reg, dest)		((dest) = DBE_REG_BASE-&gt;reg)</span>
<span class="cp">#define DBE_SETREG(reg, src)		DBE_REG_BASE-&gt;reg = (src)</span>
<span class="cp">#define DBE_IGETREG(reg, idx, dest)	((dest) = DBE_REG_BASE-&gt;reg[idx])</span>
<span class="cp">#define DBE_ISETREG(reg, idx, src)	(DBE_REG_BASE-&gt;reg[idx] = (src))</span>

<span class="cp">#define MASK(msb, lsb)          ( (((u32)1&lt;&lt;((msb)-(lsb)+1))-1) &lt;&lt; (lsb) )</span>
<span class="cp">#define GET(v, msb, lsb)        ( ((u32)(v) &amp; MASK(msb,lsb)) &gt;&gt; (lsb) )</span>
<span class="cp">#define SET(v, f, msb, lsb)     ( (v) = ((v)&amp;~MASK(msb,lsb)) | (( (u32)(f)&lt;&lt;(lsb) ) &amp; MASK(msb,lsb)) )</span>

<span class="cp">#define GET_DBE_FIELD(reg, field, v)        GET((v), DBE_##reg##_##field##_MSB, DBE_##reg##_##field##_LSB)</span>
<span class="cp">#define SET_DBE_FIELD(reg, field, v, f)     SET((v), (f), DBE_##reg##_##field##_MSB, DBE_##reg##_##field##_LSB)</span>

<span class="cm">/* NOTE: All loads/stores must be 32 bits and uncached */</span>

<span class="cp">#define DBE_REG_PHYS	0xd0000000</span>
<span class="cp">#define DBE_REG_SIZE        0x01000000</span>

<span class="k">struct</span> <span class="n">asregs</span> <span class="p">{</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">ctrlstat</span><span class="p">;</span>     <span class="cm">/* 0x000000 general control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">dotclock</span><span class="p">;</span>     <span class="cm">/* 0x000004 dot clock PLL control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">i2c</span><span class="p">;</span>          <span class="cm">/* 0x000008 crt I2C control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">sysclk</span><span class="p">;</span>       <span class="cm">/* 0x00000c system clock PLL control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">i2cfp</span><span class="p">;</span>        <span class="cm">/* 0x000010 flat panel I2C control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">id</span><span class="p">;</span>           <span class="cm">/* 0x000014 device id/chip revision */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">config</span><span class="p">;</span>       <span class="cm">/* 0x000018 power on configuration */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">bist</span><span class="p">;</span>         <span class="cm">/* 0x00001c internal bist status */</span>

  <span class="kt">char</span> <span class="n">_pad0</span><span class="p">[</span> <span class="mh">0x010000</span> <span class="o">-</span> <span class="mh">0x000020</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_xy</span><span class="p">;</span>        <span class="cm">/* 0x010000 current dot coords */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_xymax</span><span class="p">;</span>     <span class="cm">/* 0x010004 maximum dot coords */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_vsync</span><span class="p">;</span>     <span class="cm">/* 0x010008 vsync on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_hsync</span><span class="p">;</span>     <span class="cm">/* 0x01000c hsync on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_vblank</span><span class="p">;</span>    <span class="cm">/* 0x010010 vblank on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_hblank</span><span class="p">;</span>    <span class="cm">/* 0x010014 hblank on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_flags</span><span class="p">;</span>     <span class="cm">/* 0x010018 polarity of vt signals */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_f2rf_lock</span><span class="p">;</span> <span class="cm">/* 0x01001c f2rf &amp; framelck y coord */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_intr01</span><span class="p">;</span>    <span class="cm">/* 0x010020 intr 0,1 y coords */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_intr23</span><span class="p">;</span>    <span class="cm">/* 0x010024 intr 2,3 y coords */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">fp_hdrv</span><span class="p">;</span>      <span class="cm">/* 0x010028 flat panel hdrv on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">fp_vdrv</span><span class="p">;</span>      <span class="cm">/* 0x01002c flat panel vdrv on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">fp_de</span><span class="p">;</span>        <span class="cm">/* 0x010030 flat panel de on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_hpixen</span><span class="p">;</span>    <span class="cm">/* 0x010034 intrnl horiz pixel on/off*/</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_vpixen</span><span class="p">;</span>    <span class="cm">/* 0x010038 intrnl vert pixel on/off */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_hcmap</span><span class="p">;</span>     <span class="cm">/* 0x01003c cmap write (horiz) */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vt_vcmap</span><span class="p">;</span>     <span class="cm">/* 0x010040 cmap write (vert) */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">did_start_xy</span><span class="p">;</span> <span class="cm">/* 0x010044 eol/f did/xy reset val */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">crs_start_xy</span><span class="p">;</span> <span class="cm">/* 0x010048 eol/f crs/xy reset val */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_start_xy</span><span class="p">;</span>  <span class="cm">/* 0x01004c eol/f vc/xy reset val */</span>

  <span class="kt">char</span> <span class="n">_pad1</span><span class="p">[</span> <span class="mh">0x020000</span> <span class="o">-</span> <span class="mh">0x010050</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">ovr_width_tile</span><span class="p">;</span> <span class="cm">/* 0x020000 overlay plane ctrl 0 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">ovr_inhwctrl</span><span class="p">;</span>   <span class="cm">/* 0x020004 overlay plane ctrl 1 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">ovr_control</span><span class="p">;</span>    <span class="cm">/* 0x020008 overlay plane ctrl 1 */</span>

  <span class="kt">char</span> <span class="n">_pad2</span><span class="p">[</span> <span class="mh">0x030000</span> <span class="o">-</span> <span class="mh">0x02000C</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">frm_size_tile</span><span class="p">;</span>  <span class="cm">/* 0x030000 normal plane ctrl 0 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">frm_size_pixel</span><span class="p">;</span> <span class="cm">/* 0x030004 normal plane ctrl 1 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">frm_inhwctrl</span><span class="p">;</span>   <span class="cm">/* 0x030008 normal plane ctrl 2 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">frm_control</span><span class="p">;</span>	   <span class="cm">/* 0x03000C normal plane ctrl 3 */</span>

  <span class="kt">char</span> <span class="n">_pad3</span><span class="p">[</span> <span class="mh">0x040000</span> <span class="o">-</span> <span class="mh">0x030010</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">did_inhwctrl</span><span class="p">;</span>   <span class="cm">/* 0x040000 DID control */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">did_control</span><span class="p">;</span>    <span class="cm">/* 0x040004 DID shadow */</span>

  <span class="kt">char</span> <span class="n">_pad4</span><span class="p">[</span> <span class="mh">0x048000</span> <span class="o">-</span> <span class="mh">0x040008</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">mode_regs</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>  <span class="cm">/* 0x048000 - 0x04807c WID table */</span>

  <span class="kt">char</span> <span class="n">_pad5</span><span class="p">[</span> <span class="mh">0x050000</span> <span class="o">-</span> <span class="mh">0x048080</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">cmap</span><span class="p">[</span><span class="mi">6144</span><span class="p">];</span>     <span class="cm">/* 0x050000 - 0x055ffc color map */</span>

  <span class="kt">char</span> <span class="n">_pad6</span><span class="p">[</span> <span class="mh">0x058000</span> <span class="o">-</span> <span class="mh">0x056000</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">cm_fifo</span><span class="p">;</span>        <span class="cm">/* 0x058000 color map fifo status */</span>

  <span class="kt">char</span> <span class="n">_pad7</span><span class="p">[</span> <span class="mh">0x060000</span> <span class="o">-</span> <span class="mh">0x058004</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">gmap</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>      <span class="cm">/* 0x060000 - 0x0603fc gamma map */</span>

  <span class="kt">char</span> <span class="n">_pad8</span><span class="p">[</span> <span class="mh">0x068000</span> <span class="o">-</span> <span class="mh">0x060400</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">gmap10</span><span class="p">[</span><span class="mi">1024</span><span class="p">];</span>   <span class="cm">/* 0x068000 - 0x068ffc gamma map */</span>

  <span class="kt">char</span> <span class="n">_pad9</span><span class="p">[</span> <span class="mh">0x070000</span> <span class="o">-</span> <span class="mh">0x069000</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">crs_pos</span><span class="p">;</span>        <span class="cm">/* 0x070000 cusror control 0 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">crs_ctl</span><span class="p">;</span>        <span class="cm">/* 0x070004 cusror control 1 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">crs_cmap</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>    <span class="cm">/* 0x070008 - 0x070010 crs cmap */</span>

  <span class="kt">char</span> <span class="n">_pad10</span><span class="p">[</span> <span class="mh">0x078000</span> <span class="o">-</span> <span class="mh">0x070014</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">crs_glyph</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>  <span class="cm">/* 0x078000 - 0x0780fc crs glyph */</span>

  <span class="kt">char</span> <span class="n">_pad11</span><span class="p">[</span> <span class="mh">0x080000</span> <span class="o">-</span> <span class="mh">0x078100</span> <span class="p">];</span>

  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_0</span><span class="p">;</span>           <span class="cm">/* 0x080000 video capture crtl 0 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_1</span><span class="p">;</span>           <span class="cm">/* 0x080004 video capture crtl 1 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_2</span><span class="p">;</span>           <span class="cm">/* 0x080008 video capture crtl 2 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_3</span><span class="p">;</span>           <span class="cm">/* 0x08000c video capture crtl 3 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_4</span><span class="p">;</span>           <span class="cm">/* 0x080010 video capture crtl 3 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_5</span><span class="p">;</span>           <span class="cm">/* 0x080014 video capture crtl 3 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_6</span><span class="p">;</span>           <span class="cm">/* 0x080018 video capture crtl 3 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_7</span><span class="p">;</span>           <span class="cm">/* 0x08001c video capture crtl 3 */</span>
  <span class="k">volatile</span> <span class="n">u32</span> <span class="n">vc_8</span><span class="p">;</span>           <span class="cm">/* 0x08000c video capture crtl 3 */</span>
<span class="p">};</span>

<span class="cm">/* Bit mask information */</span>

<span class="cp">#define DBE_CTRLSTAT_CHIPID_MSB     3</span>
<span class="cp">#define DBE_CTRLSTAT_CHIPID_LSB     0</span>
<span class="cp">#define DBE_CTRLSTAT_SENSE_N_MSB    4</span>
<span class="cp">#define DBE_CTRLSTAT_SENSE_N_LSB    4</span>
<span class="cp">#define DBE_CTRLSTAT_PCLKSEL_MSB    29</span>
<span class="cp">#define DBE_CTRLSTAT_PCLKSEL_LSB    28</span>

<span class="cp">#define DBE_DOTCLK_M_MSB            7</span>
<span class="cp">#define DBE_DOTCLK_M_LSB            0</span>
<span class="cp">#define DBE_DOTCLK_N_MSB            13</span>
<span class="cp">#define DBE_DOTCLK_N_LSB            8</span>
<span class="cp">#define DBE_DOTCLK_P_MSB            15</span>
<span class="cp">#define DBE_DOTCLK_P_LSB            14</span>
<span class="cp">#define DBE_DOTCLK_RUN_MSB          20</span>
<span class="cp">#define DBE_DOTCLK_RUN_LSB          20</span>

<span class="cp">#define DBE_VT_XY_VT_FREEZE_MSB     31</span>
<span class="cp">#define DBE_VT_XY_VT_FREEZE_LSB     31</span>

<span class="cp">#define DBE_FP_VDRV_FP_VDRV_ON_MSB	23</span>
<span class="cp">#define DBE_FP_VDRV_FP_VDRV_ON_LSB	12</span>
<span class="cp">#define DBE_FP_VDRV_FP_VDRV_OFF_MSB	11</span>
<span class="cp">#define DBE_FP_VDRV_FP_VDRV_OFF_LSB	0</span>

<span class="cp">#define DBE_FP_HDRV_FP_HDRV_ON_MSB	23</span>
<span class="cp">#define DBE_FP_HDRV_FP_HDRV_ON_LSB	12</span>
<span class="cp">#define DBE_FP_HDRV_FP_HDRV_OFF_MSB	11</span>
<span class="cp">#define DBE_FP_HDRV_FP_HDRV_OFF_LSB	0</span>

<span class="cp">#define DBE_FP_DE_FP_DE_ON_MSB		23</span>
<span class="cp">#define DBE_FP_DE_FP_DE_ON_LSB		12</span>
<span class="cp">#define DBE_FP_DE_FP_DE_OFF_MSB		11</span>
<span class="cp">#define DBE_FP_DE_FP_DE_OFF_LSB		0</span>

<span class="cp">#define DBE_VT_VSYNC_VT_VSYNC_ON_MSB        23</span>
<span class="cp">#define DBE_VT_VSYNC_VT_VSYNC_ON_LSB        12</span>
<span class="cp">#define DBE_VT_VSYNC_VT_VSYNC_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_VSYNC_VT_VSYNC_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_HSYNC_VT_HSYNC_ON_MSB        23</span>
<span class="cp">#define DBE_VT_HSYNC_VT_HSYNC_ON_LSB        12</span>
<span class="cp">#define DBE_VT_HSYNC_VT_HSYNC_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_HSYNC_VT_HSYNC_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_VBLANK_VT_VBLANK_ON_MSB        23</span>
<span class="cp">#define DBE_VT_VBLANK_VT_VBLANK_ON_LSB        12</span>
<span class="cp">#define DBE_VT_VBLANK_VT_VBLANK_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_VBLANK_VT_VBLANK_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_HBLANK_VT_HBLANK_ON_MSB        23</span>
<span class="cp">#define DBE_VT_HBLANK_VT_HBLANK_ON_LSB        12</span>
<span class="cp">#define DBE_VT_HBLANK_VT_HBLANK_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_HBLANK_VT_HBLANK_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_FLAGS_VDRV_INVERT_MSB		0</span>
<span class="cp">#define DBE_VT_FLAGS_VDRV_INVERT_LSB		0</span>
<span class="cp">#define DBE_VT_FLAGS_HDRV_INVERT_MSB		2</span>
<span class="cp">#define DBE_VT_FLAGS_HDRV_INVERT_LSB		2</span>

<span class="cp">#define DBE_VT_VCMAP_VT_VCMAP_ON_MSB        23</span>
<span class="cp">#define DBE_VT_VCMAP_VT_VCMAP_ON_LSB        12</span>
<span class="cp">#define DBE_VT_VCMAP_VT_VCMAP_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_VCMAP_VT_VCMAP_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_HCMAP_VT_HCMAP_ON_MSB        23</span>
<span class="cp">#define DBE_VT_HCMAP_VT_HCMAP_ON_LSB        12</span>
<span class="cp">#define DBE_VT_HCMAP_VT_HCMAP_OFF_MSB       11</span>
<span class="cp">#define DBE_VT_HCMAP_VT_HCMAP_OFF_LSB       0</span>

<span class="cp">#define DBE_VT_XYMAX_VT_MAXX_MSB    11</span>
<span class="cp">#define DBE_VT_XYMAX_VT_MAXX_LSB    0</span>
<span class="cp">#define DBE_VT_XYMAX_VT_MAXY_MSB    23</span>
<span class="cp">#define DBE_VT_XYMAX_VT_MAXY_LSB    12</span>

<span class="cp">#define DBE_VT_HPIXEN_VT_HPIXEN_ON_MSB      23</span>
<span class="cp">#define DBE_VT_HPIXEN_VT_HPIXEN_ON_LSB      12</span>
<span class="cp">#define DBE_VT_HPIXEN_VT_HPIXEN_OFF_MSB     11</span>
<span class="cp">#define DBE_VT_HPIXEN_VT_HPIXEN_OFF_LSB     0</span>

<span class="cp">#define DBE_VT_VPIXEN_VT_VPIXEN_ON_MSB      23</span>
<span class="cp">#define DBE_VT_VPIXEN_VT_VPIXEN_ON_LSB      12</span>
<span class="cp">#define DBE_VT_VPIXEN_VT_VPIXEN_OFF_MSB     11</span>
<span class="cp">#define DBE_VT_VPIXEN_VT_VPIXEN_OFF_LSB     0</span>

<span class="cp">#define DBE_OVR_CONTROL_OVR_DMA_ENABLE_MSB  0</span>
<span class="cp">#define DBE_OVR_CONTROL_OVR_DMA_ENABLE_LSB  0</span>

<span class="cp">#define DBE_OVR_INHWCTRL_OVR_DMA_ENABLE_MSB 0</span>
<span class="cp">#define DBE_OVR_INHWCTRL_OVR_DMA_ENABLE_LSB 0</span>

<span class="cp">#define DBE_OVR_WIDTH_TILE_OVR_FIFO_RESET_MSB       13</span>
<span class="cp">#define DBE_OVR_WIDTH_TILE_OVR_FIFO_RESET_LSB       13</span>

<span class="cp">#define DBE_FRM_CONTROL_FRM_DMA_ENABLE_MSB  0</span>
<span class="cp">#define DBE_FRM_CONTROL_FRM_DMA_ENABLE_LSB  0</span>
<span class="cp">#define DBE_FRM_CONTROL_FRM_TILE_PTR_MSB    31</span>
<span class="cp">#define DBE_FRM_CONTROL_FRM_TILE_PTR_LSB    9</span>
<span class="cp">#define DBE_FRM_CONTROL_FRM_LINEAR_MSB      1</span>
<span class="cp">#define DBE_FRM_CONTROL_FRM_LINEAR_LSB      1</span>

<span class="cp">#define DBE_FRM_INHWCTRL_FRM_DMA_ENABLE_MSB 0</span>
<span class="cp">#define DBE_FRM_INHWCTRL_FRM_DMA_ENABLE_LSB 0</span>

<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_WIDTH_TILE_MSB        12</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_WIDTH_TILE_LSB        5</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_RHS_MSB       4</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_RHS_LSB       0</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_DEPTH_MSB     14</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_DEPTH_LSB     13</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_FIFO_RESET_MSB        15</span>
<span class="cp">#define DBE_FRM_SIZE_TILE_FRM_FIFO_RESET_LSB        15</span>

<span class="cp">#define DBE_FRM_SIZE_PIXEL_FB_HEIGHT_PIX_MSB        31</span>
<span class="cp">#define DBE_FRM_SIZE_PIXEL_FB_HEIGHT_PIX_LSB        16</span>

<span class="cp">#define DBE_DID_CONTROL_DID_DMA_ENABLE_MSB  0</span>
<span class="cp">#define DBE_DID_CONTROL_DID_DMA_ENABLE_LSB  0</span>
<span class="cp">#define DBE_DID_INHWCTRL_DID_DMA_ENABLE_MSB 0</span>
<span class="cp">#define DBE_DID_INHWCTRL_DID_DMA_ENABLE_LSB 0</span>

<span class="cp">#define DBE_DID_START_XY_DID_STARTY_MSB     23</span>
<span class="cp">#define DBE_DID_START_XY_DID_STARTY_LSB     12</span>
<span class="cp">#define DBE_DID_START_XY_DID_STARTX_MSB     11</span>
<span class="cp">#define DBE_DID_START_XY_DID_STARTX_LSB     0</span>

<span class="cp">#define DBE_CRS_START_XY_CRS_STARTY_MSB     23</span>
<span class="cp">#define DBE_CRS_START_XY_CRS_STARTY_LSB     12</span>
<span class="cp">#define DBE_CRS_START_XY_CRS_STARTX_MSB     11</span>
<span class="cp">#define DBE_CRS_START_XY_CRS_STARTX_LSB     0</span>

<span class="cp">#define DBE_WID_TYP_MSB     4</span>
<span class="cp">#define DBE_WID_TYP_LSB     2</span>
<span class="cp">#define DBE_WID_BUF_MSB     1</span>
<span class="cp">#define DBE_WID_BUF_LSB     0</span>

<span class="cp">#define DBE_VC_START_XY_VC_STARTY_MSB       23</span>
<span class="cp">#define DBE_VC_START_XY_VC_STARTY_LSB       12</span>
<span class="cp">#define DBE_VC_START_XY_VC_STARTX_MSB       11</span>
<span class="cp">#define DBE_VC_START_XY_VC_STARTX_LSB       0</span>

<span class="cm">/* Constants */</span>

<span class="cp">#define DBE_FRM_DEPTH_8     0</span>
<span class="cp">#define DBE_FRM_DEPTH_16    1</span>
<span class="cp">#define DBE_FRM_DEPTH_32    2</span>

<span class="cp">#define DBE_CMODE_I8        0</span>
<span class="cp">#define DBE_CMODE_I12       1</span>
<span class="cp">#define DBE_CMODE_RG3B2     2</span>
<span class="cp">#define DBE_CMODE_RGB4      3</span>
<span class="cp">#define DBE_CMODE_ARGB5     4</span>
<span class="cp">#define DBE_CMODE_RGB8      5</span>
<span class="cp">#define DBE_CMODE_RGBA5     6</span>
<span class="cp">#define DBE_CMODE_RGB10     7</span>

<span class="cp">#define DBE_BMODE_BOTH      3</span>

<span class="cp">#define DBE_CRS_MAGIC       54</span>

<span class="cp">#define DBE_CLOCK_REF_KHZ	27000</span>

<span class="cm">/* Config Register (DBE Only) Definitions */</span>

<span class="cp">#define DBE_CONFIG_VDAC_ENABLE       0x00000001</span>
<span class="cp">#define DBE_CONFIG_VDAC_GSYNC        0x00000002</span>
<span class="cp">#define DBE_CONFIG_VDAC_PBLANK       0x00000004</span>
<span class="cp">#define DBE_CONFIG_FPENABLE          0x00000008</span>
<span class="cp">#define DBE_CONFIG_LENDIAN           0x00000020</span>
<span class="cp">#define DBE_CONFIG_TILEHIST          0x00000040</span>
<span class="cp">#define DBE_CONFIG_EXT_ADDR          0x00000080</span>

<span class="cp">#define DBE_CONFIG_FBDEV        ( DBE_CONFIG_VDAC_ENABLE | \</span>
<span class="cp">                                      DBE_CONFIG_VDAC_GSYNC  | \</span>
<span class="cp">                                      DBE_CONFIG_VDAC_PBLANK | \</span>
<span class="cp">                                      DBE_CONFIG_LENDIAN     | \</span>
<span class="cp">                                      DBE_CONFIG_EXT_ADDR )</span>

<span class="cm">/*</span>
<span class="cm"> * Available Video Timings and Corresponding Indices</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
  <span class="n">DBE_VT_640_480_60</span><span class="p">,</span>

  <span class="n">DBE_VT_800_600_60</span><span class="p">,</span>
  <span class="n">DBE_VT_800_600_75</span><span class="p">,</span>
  <span class="n">DBE_VT_800_600_120</span><span class="p">,</span>

  <span class="n">DBE_VT_1024_768_50</span><span class="p">,</span>
  <span class="n">DBE_VT_1024_768_60</span><span class="p">,</span>
  <span class="n">DBE_VT_1024_768_75</span><span class="p">,</span>
  <span class="n">DBE_VT_1024_768_85</span><span class="p">,</span>
  <span class="n">DBE_VT_1024_768_120</span><span class="p">,</span>

  <span class="n">DBE_VT_1280_1024_50</span><span class="p">,</span>
  <span class="n">DBE_VT_1280_1024_60</span><span class="p">,</span>
  <span class="n">DBE_VT_1280_1024_75</span><span class="p">,</span>
  <span class="n">DBE_VT_1280_1024_85</span><span class="p">,</span>

  <span class="n">DBE_VT_1600_1024_53</span><span class="p">,</span>
  <span class="n">DBE_VT_1600_1024_60</span><span class="p">,</span>

  <span class="n">DBE_VT_1600_1200_50</span><span class="p">,</span>
  <span class="n">DBE_VT_1600_1200_60</span><span class="p">,</span>
  <span class="n">DBE_VT_1600_1200_75</span><span class="p">,</span>

  <span class="n">DBE_VT_1920_1080_50</span><span class="p">,</span>
  <span class="n">DBE_VT_1920_1080_60</span><span class="p">,</span>
  <span class="n">DBE_VT_1920_1080_72</span><span class="p">,</span>

  <span class="n">DBE_VT_1920_1200_50</span><span class="p">,</span>
  <span class="n">DBE_VT_1920_1200_60</span><span class="p">,</span>
  <span class="n">DBE_VT_1920_1200_66</span><span class="p">,</span>

  <span class="n">DBE_VT_UNKNOWN</span>
<span class="p">}</span> <span class="n">dbe_timing_t</span><span class="p">;</span>



<span class="cm">/*</span>
<span class="cm"> * Crime Video Timing Data Structure</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">dbe_timing_info</span>
<span class="p">{</span>
  <span class="n">dbe_timing_t</span> <span class="n">type</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">flags</span><span class="p">;</span>
  <span class="kt">short</span> <span class="n">width</span><span class="p">;</span>		    <span class="cm">/* Monitor resolution		*/</span>
  <span class="kt">short</span> <span class="n">height</span><span class="p">;</span>
  <span class="kt">int</span> <span class="n">fields_sec</span><span class="p">;</span>	    <span class="cm">/* fields/sec  (Hz -3 dec. places */</span>
  <span class="kt">int</span> <span class="n">cfreq</span><span class="p">;</span>		    <span class="cm">/* pixel clock frequency (MHz -3 dec. places) */</span>
  <span class="kt">short</span> <span class="n">htotal</span><span class="p">;</span>		    <span class="cm">/* Horizontal total pixels	*/</span>
  <span class="kt">short</span> <span class="n">hblank_start</span><span class="p">;</span>	    <span class="cm">/* Horizontal blank start	*/</span>
  <span class="kt">short</span> <span class="n">hblank_end</span><span class="p">;</span>	    <span class="cm">/* Horizontal blank end		*/</span>
  <span class="kt">short</span> <span class="n">hsync_start</span><span class="p">;</span>	    <span class="cm">/* Horizontal sync start	*/</span>
  <span class="kt">short</span> <span class="n">hsync_end</span><span class="p">;</span>	    <span class="cm">/* Horizontal sync end		*/</span>
  <span class="kt">short</span> <span class="n">vtotal</span><span class="p">;</span>		    <span class="cm">/* Vertical total lines		*/</span>
  <span class="kt">short</span> <span class="n">vblank_start</span><span class="p">;</span>	    <span class="cm">/* Vertical blank start		*/</span>
  <span class="kt">short</span> <span class="n">vblank_end</span><span class="p">;</span>	    <span class="cm">/* Vertical blank end		*/</span>
  <span class="kt">short</span> <span class="n">vsync_start</span><span class="p">;</span>	    <span class="cm">/* Vertical sync start		*/</span>
  <span class="kt">short</span> <span class="n">vsync_end</span><span class="p">;</span>	    <span class="cm">/* Vertical sync end		*/</span>
  <span class="kt">short</span> <span class="n">pll_m</span><span class="p">;</span>		    <span class="cm">/* PLL M parameter		*/</span>
  <span class="kt">short</span> <span class="n">pll_n</span><span class="p">;</span>		    <span class="cm">/* PLL P parameter		*/</span>
  <span class="kt">short</span> <span class="n">pll_p</span><span class="p">;</span>		    <span class="cm">/* PLL N parameter		*/</span>
<span class="p">};</span>

<span class="cm">/* Defines for dbe_vof_info_t flags */</span>

<span class="cp">#define DBE_VOF_UNKNOWNMON    1</span>
<span class="cp">#define DBE_VOF_STEREO        2</span>
<span class="cp">#define DBE_VOF_DO_GENSYNC    4          </span><span class="cm">/* enable incoming sync */</span><span class="cp"></span>
<span class="cp">#define DBE_VOF_SYNC_ON_GREEN 8          </span><span class="cm">/* sync on green */</span><span class="cp"></span>
<span class="cp">#define DBE_VOF_FLATPANEL     0x1000     </span><span class="cm">/* FLATPANEL Timing */</span><span class="cp"></span>
<span class="cp">#define DBE_VOF_MAGICKEY      0x2000     </span><span class="cm">/* Backdoor key */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * DBE Timing Tables</span>
<span class="cm"> */</span>

<span class="cp">#ifdef INCLUDE_TIMING_TABLE_DATA</span>
<span class="k">struct</span> <span class="n">dbe_timing_info</span> <span class="n">dbeVTimings</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
  <span class="p">{</span>
    <span class="n">DBE_VT_640_480_60</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	        <span class="mi">640</span><span class="p">,</span>			<span class="mi">480</span><span class="p">,</span>		<span class="mi">59940</span><span class="p">,</span>			<span class="mi">25175</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">800</span><span class="p">,</span>	<span class="mi">640</span><span class="p">,</span>		        <span class="mi">800</span><span class="p">,</span>		<span class="mi">656</span><span class="p">,</span>		<span class="mi">752</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">525</span><span class="p">,</span>	<span class="mi">480</span><span class="p">,</span>		        <span class="mi">525</span><span class="p">,</span>		<span class="mi">490</span><span class="p">,</span>		    <span class="mi">492</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">15</span><span class="p">,</span>	    <span class="mi">2</span><span class="p">,</span>				<span class="mi">3</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_800_600_60</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">800</span><span class="p">,</span>			<span class="mi">600</span><span class="p">,</span>		<span class="mi">60317</span><span class="p">,</span>			<span class="mi">40000</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1056</span><span class="p">,</span>	<span class="mi">800</span><span class="p">,</span>		    <span class="mi">1056</span><span class="p">,</span>		<span class="mi">840</span><span class="p">,</span>		    <span class="mi">968</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">628</span><span class="p">,</span>	<span class="mi">600</span><span class="p">,</span>		    <span class="mi">628</span><span class="p">,</span>		<span class="mi">601</span><span class="p">,</span>		    <span class="mi">605</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">3</span><span class="p">,</span>	    <span class="mi">1</span><span class="p">,</span>				<span class="mi">1</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_800_600_75</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,		    height,		fields_sec,	    cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">800</span><span class="p">,</span>		    <span class="mi">600</span><span class="p">,</span>		<span class="mi">75000</span><span class="p">,</span>		    <span class="mi">49500</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1056</span><span class="p">,</span>	<span class="mi">800</span><span class="p">,</span>		    <span class="mi">1056</span><span class="p">,</span>		<span class="mi">816</span><span class="p">,</span>		    <span class="mi">896</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">625</span><span class="p">,</span>	<span class="mi">600</span><span class="p">,</span>		    <span class="mi">625</span><span class="p">,</span>		<span class="mi">601</span><span class="p">,</span>		    <span class="mi">604</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,		    pll_p */</span>
    <span class="mi">11</span><span class="p">,</span>	    <span class="mi">3</span><span class="p">,</span>		        <span class="mi">1</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_800_600_120</span><span class="p">,</span>
    <span class="cm">/*	flags,					width,		height,			fields_sec,	    cfreq */</span>
    <span class="n">DBE_VOF_STEREO</span><span class="p">,</span>	    <span class="mi">800</span><span class="p">,</span>		<span class="mi">600</span><span class="p">,</span>			<span class="mi">119800</span><span class="p">,</span>		    <span class="mi">82978</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1040</span><span class="p">,</span>	<span class="mi">800</span><span class="p">,</span>		    <span class="mi">1040</span><span class="p">,</span>		<span class="mi">856</span><span class="p">,</span>		    <span class="mi">976</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">666</span><span class="p">,</span>	<span class="mi">600</span><span class="p">,</span>		    <span class="mi">666</span><span class="p">,</span>		<span class="mi">637</span><span class="p">,</span>		    <span class="mi">643</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,		    pll_p */</span>
    <span class="mi">31</span><span class="p">,</span>	    <span class="mi">5</span><span class="p">,</span>		        <span class="mi">1</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1024_768_50</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,		    height,		fields_sec,	    cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1024</span><span class="p">,</span>		    <span class="mi">768</span><span class="p">,</span>		<span class="mi">50000</span><span class="p">,</span>		    <span class="mi">54163</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1344</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1344</span><span class="p">,</span>		<span class="mi">1048</span><span class="p">,</span>		    <span class="mi">1184</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">806</span><span class="p">,</span>	<span class="mi">768</span><span class="p">,</span>		    <span class="mi">806</span><span class="p">,</span>		<span class="mi">771</span><span class="p">,</span>		    <span class="mi">777</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,		    pll_p */</span>
    <span class="mi">4</span><span class="p">,</span>	    <span class="mi">1</span><span class="p">,</span>		        <span class="mi">1</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1024_768_60</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1024</span><span class="p">,</span>			<span class="mi">768</span><span class="p">,</span>		<span class="mi">60004</span><span class="p">,</span>			<span class="mi">65000</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1344</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1344</span><span class="p">,</span>		<span class="mi">1048</span><span class="p">,</span>		    <span class="mi">1184</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">806</span><span class="p">,</span>	<span class="mi">768</span><span class="p">,</span>		    <span class="mi">806</span><span class="p">,</span>		<span class="mi">771</span><span class="p">,</span>		    <span class="mi">777</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">12</span><span class="p">,</span>	    <span class="mi">5</span><span class="p">,</span>				<span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1024_768_75</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1024</span><span class="p">,</span>			<span class="mi">768</span><span class="p">,</span>		<span class="mi">75029</span><span class="p">,</span>			<span class="mi">78750</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1312</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1312</span><span class="p">,</span>		<span class="mi">1040</span><span class="p">,</span>		    <span class="mi">1136</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">800</span><span class="p">,</span>	<span class="mi">768</span><span class="p">,</span>		    <span class="mi">800</span><span class="p">,</span>		<span class="mi">769</span><span class="p">,</span>		    <span class="mi">772</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">29</span><span class="p">,</span>	    <span class="mi">5</span><span class="p">,</span>				<span class="mi">1</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1024_768_85</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1024</span><span class="p">,</span>			<span class="mi">768</span><span class="p">,</span>		<span class="mi">84997</span><span class="p">,</span>			<span class="mi">94500</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1376</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1376</span><span class="p">,</span>		<span class="mi">1072</span><span class="p">,</span>		    <span class="mi">1168</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">808</span><span class="p">,</span>	<span class="mi">768</span><span class="p">,</span>		    <span class="mi">808</span><span class="p">,</span>		<span class="mi">769</span><span class="p">,</span>		    <span class="mi">772</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">7</span><span class="p">,</span>	    <span class="mi">2</span><span class="p">,</span>				<span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1024_768_120</span><span class="p">,</span>
    <span class="cm">/*	flags,					width,		height,			fields_sec,		cfreq */</span>
    <span class="n">DBE_VOF_STEREO</span><span class="p">,</span>	    <span class="mi">1024</span><span class="p">,</span>		<span class="mi">768</span><span class="p">,</span>			<span class="mi">119800</span><span class="p">,</span>			<span class="mi">133195</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1376</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1376</span><span class="p">,</span>		<span class="mi">1072</span><span class="p">,</span>		    <span class="mi">1168</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">808</span><span class="p">,</span>	<span class="mi">768</span><span class="p">,</span>		    <span class="mi">808</span><span class="p">,</span>		<span class="mi">769</span><span class="p">,</span>		    <span class="mi">772</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">5</span><span class="p">,</span>	    <span class="mi">1</span><span class="p">,</span>				<span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1280_1024_50</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1280</span><span class="p">,</span>			<span class="mi">1024</span><span class="p">,</span>		<span class="mi">50000</span><span class="p">,</span>			<span class="mi">89460</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1680</span><span class="p">,</span>	<span class="mi">1280</span><span class="p">,</span>		    <span class="mi">1680</span><span class="p">,</span>		<span class="mi">1360</span><span class="p">,</span>		    <span class="mi">1480</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">1065</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1065</span><span class="p">,</span>		<span class="mi">1027</span><span class="p">,</span>		    <span class="mi">1030</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">10</span><span class="p">,</span>	    <span class="mi">3</span><span class="p">,</span>				<span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1280_1024_60</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1280</span><span class="p">,</span>			<span class="mi">1024</span><span class="p">,</span>		<span class="mi">60020</span><span class="p">,</span>			<span class="mi">108000</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1688</span><span class="p">,</span>	<span class="mi">1280</span><span class="p">,</span>		    <span class="mi">1688</span><span class="p">,</span>		<span class="mi">1328</span><span class="p">,</span>		    <span class="mi">1440</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">1066</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1066</span><span class="p">,</span>		<span class="mi">1025</span><span class="p">,</span>		    <span class="mi">1028</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">4</span><span class="p">,</span>	    <span class="mi">1</span><span class="p">,</span>			    <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1280_1024_75</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,			height,		fields_sec,		cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1280</span><span class="p">,</span>			<span class="mi">1024</span><span class="p">,</span>		<span class="mi">75025</span><span class="p">,</span>			<span class="mi">135000</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1688</span><span class="p">,</span>	<span class="mi">1280</span><span class="p">,</span>		    <span class="mi">1688</span><span class="p">,</span>		<span class="mi">1296</span><span class="p">,</span>		    <span class="mi">1440</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">1066</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1066</span><span class="p">,</span>		<span class="mi">1025</span><span class="p">,</span>		    <span class="mi">1028</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,			pll_p */</span>
    <span class="mi">5</span><span class="p">,</span>	    <span class="mi">1</span><span class="p">,</span>				<span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1280_1024_85</span><span class="p">,</span>
    <span class="cm">/*	flags,	width,		    height,		fields_sec,	    cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>	    <span class="mi">1280</span><span class="p">,</span>		    <span class="mi">1024</span><span class="p">,</span>		<span class="mi">85024</span><span class="p">,</span>		    <span class="mi">157500</span><span class="p">,</span>
    <span class="cm">/*	htotal,	hblank_start,	hblank_end,	hsync_start,	hsync_end */</span>
    <span class="mi">1728</span><span class="p">,</span>	<span class="mi">1280</span><span class="p">,</span>		    <span class="mi">1728</span><span class="p">,</span>		<span class="mi">1344</span><span class="p">,</span>		    <span class="mi">1504</span><span class="p">,</span>
    <span class="cm">/*	vtotal,	vblank_start,	vblank_end,	vsync_start,	vsync_end */</span>
    <span class="mi">1072</span><span class="p">,</span>	<span class="mi">1024</span><span class="p">,</span>		    <span class="mi">1072</span><span class="p">,</span>		<span class="mi">1025</span><span class="p">,</span>		    <span class="mi">1028</span><span class="p">,</span>
    <span class="cm">/*	pll_m,	pll_n,		    pll_p */</span>
    <span class="mi">29</span><span class="p">,</span>	    <span class="mi">5</span><span class="p">,</span>		        <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1600_1024_53</span><span class="p">,</span>
    <span class="cm">/* flags,	width,			height,		fields_sec,     cfreq */</span>
    <span class="n">DBE_VOF_FLATPANEL</span> <span class="o">|</span> <span class="n">DBE_VOF_MAGICKEY</span><span class="p">,</span>
    <span class="mi">1600</span><span class="p">,</span>			<span class="mi">1024</span><span class="p">,</span>		<span class="mi">53000</span><span class="p">,</span>			<span class="mi">107447</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">1900</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1900</span><span class="p">,</span>           <span class="mi">1630</span><span class="p">,</span>           <span class="mi">1730</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1067</span><span class="p">,</span>   <span class="mi">1024</span><span class="p">,</span>           <span class="mi">1067</span><span class="p">,</span>           <span class="mi">1027</span><span class="p">,</span>           <span class="mi">1030</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">4</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1600_1024_60</span><span class="p">,</span>
    <span class="cm">/* flags,					width,          height,			fields_sec,     cfreq */</span>
    <span class="n">DBE_VOF_FLATPANEL</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1024</span><span class="p">,</span>			<span class="mi">60000</span><span class="p">,</span>          <span class="mi">106913</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">1670</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1670</span><span class="p">,</span>           <span class="mi">1630</span><span class="p">,</span>           <span class="mi">1650</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1067</span><span class="p">,</span>   <span class="mi">1024</span><span class="p">,</span>           <span class="mi">1067</span><span class="p">,</span>           <span class="mi">1027</span><span class="p">,</span>           <span class="mi">1030</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">4</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1600_1200_50</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">50000</span><span class="p">,</span>          <span class="mi">130500</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2088</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">2088</span><span class="p">,</span>           <span class="mi">1644</span><span class="p">,</span>           <span class="mi">1764</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1205</span><span class="p">,</span>           <span class="mi">1211</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">24</span><span class="p">,</span>     <span class="mi">5</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1600_1200_60</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">59940</span><span class="p">,</span>          <span class="mi">162000</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2160</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">2160</span><span class="p">,</span>           <span class="mi">1644</span><span class="p">,</span>           <span class="mi">1856</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1201</span><span class="p">,</span>           <span class="mi">1204</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">6</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1600_1200_75</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1600</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">75000</span><span class="p">,</span>          <span class="mi">202500</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2160</span><span class="p">,</span>   <span class="mi">1600</span><span class="p">,</span>           <span class="mi">2160</span><span class="p">,</span>           <span class="mi">1644</span><span class="p">,</span>           <span class="mi">1856</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1201</span><span class="p">,</span>           <span class="mi">1204</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">15</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1080_50</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1080</span><span class="p">,</span>           <span class="mi">50000</span><span class="p">,</span>          <span class="mi">133200</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2368</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2368</span><span class="p">,</span>           <span class="mi">1952</span><span class="p">,</span>           <span class="mi">2096</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1125</span><span class="p">,</span>   <span class="mi">1080</span><span class="p">,</span>           <span class="mi">1125</span><span class="p">,</span>           <span class="mi">1083</span><span class="p">,</span>           <span class="mi">1086</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">5</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1080_60</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1080</span><span class="p">,</span>           <span class="mi">59940</span><span class="p">,</span>          <span class="mi">159840</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2368</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2368</span><span class="p">,</span>           <span class="mi">1952</span><span class="p">,</span>           <span class="mi">2096</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1125</span><span class="p">,</span>   <span class="mi">1080</span><span class="p">,</span>           <span class="mi">1125</span><span class="p">,</span>           <span class="mi">1083</span><span class="p">,</span>           <span class="mi">1086</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">6</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1080_72</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1080</span><span class="p">,</span>           <span class="mi">72000</span><span class="p">,</span>          <span class="mi">216023</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2560</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2560</span><span class="p">,</span>           <span class="mi">1968</span><span class="p">,</span>           <span class="mi">2184</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1172</span><span class="p">,</span>   <span class="mi">1080</span><span class="p">,</span>           <span class="mi">1172</span><span class="p">,</span>           <span class="mi">1083</span><span class="p">,</span>           <span class="mi">1086</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">8</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1200_50</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">50000</span><span class="p">,</span>          <span class="mi">161500</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2584</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2584</span><span class="p">,</span>           <span class="mi">1984</span><span class="p">,</span>           <span class="mi">2240</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1203</span><span class="p">,</span>           <span class="mi">1206</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">6</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1200_60</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">59940</span><span class="p">,</span>          <span class="mi">193800</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2584</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2584</span><span class="p">,</span>           <span class="mi">1984</span><span class="p">,</span>           <span class="mi">2240</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1203</span><span class="p">,</span>           <span class="mi">1206</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">29</span><span class="p">,</span>     <span class="mi">4</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">},</span>

  <span class="p">{</span>
    <span class="n">DBE_VT_1920_1200_66</span><span class="p">,</span>
    <span class="cm">/* flags,  width,          height,         fields_sec,     cfreq */</span>
    <span class="mi">0</span><span class="p">,</span>      <span class="mi">1920</span><span class="p">,</span>           <span class="mi">1200</span><span class="p">,</span>           <span class="mi">66000</span><span class="p">,</span>          <span class="mi">213180</span><span class="p">,</span>
    <span class="cm">/* htotal, hblank_start,   hblank_end,     hsync_start,    hsync_end */</span>
    <span class="mi">2584</span><span class="p">,</span>   <span class="mi">1920</span><span class="p">,</span>           <span class="mi">2584</span><span class="p">,</span>           <span class="mi">1984</span><span class="p">,</span>           <span class="mi">2240</span><span class="p">,</span>
    <span class="cm">/* vtotal, vblank_start,   vblank_end,     vsync_start,    vsync_end */</span>
    <span class="mi">1250</span><span class="p">,</span>   <span class="mi">1200</span><span class="p">,</span>           <span class="mi">1250</span><span class="p">,</span>           <span class="mi">1203</span><span class="p">,</span>           <span class="mi">1206</span><span class="p">,</span>
    <span class="cm">/* pll_m,  pll_n,          pll_p */</span>
    <span class="mi">8</span><span class="p">,</span>      <span class="mi">1</span><span class="p">,</span>              <span class="mi">0</span>
  <span class="p">}</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="c1">// INCLUDE_TIMING_TABLE_DATA</span>

<span class="cp">#endif </span><span class="c1">// ! __SGIVWFB_H__</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
