# My RISC simple assembler
# Creates assembler from My RISC machine code

# Disassemble a My RISC machine code file

# Writes output to the screen and two files
# Screen and .lmc file have line numbers
# The .mc file doesn't have line numbers

# Format is:

# {label_in_comment}
# {line_number} {binary} {comment}

# {comment} starts with // and run to the end of the line
# {label_in_comment} is formatted: // [label:line_number]
#                    - should be the only thing on that line
# {label} is any set of characters (except a :)
#                    - but A-Z a-z 0-9 and underscore are preferred
# {line_number} is a simple positive integer
# {binary} is a 16 bit binary number with underscores permitted

# Example:
 
# // comment
# // [start:0]
# 0000_0000_0000_0000_0000_010_000_000000
# 0000_0000_0000_0000_0000_010_000_000000  // with comment
# 12    0000_0000_0000_0000_0000_010_000_000000
# 12    0000_0000_0000_0000_0000_010_000_000000  // with comment

# Instruction formats

# ld     rd,  rs1(offset6)
# st     rs2, rs1(offset6)
# add    rd,  rs1, rs2
# inv    rd,  rs1	
# beq    rs1, rs2, offset6
# bne    rs1, rs2, offset6
# jmp    offset12
# lui    rd,  imm8
# lli    rd,  imm8

# ld   0000  rs1  rd   -offset6-
# st   0001  rs1  rs2  -offset6-
# add  0010  rs1  rs2  rd    000
# inv  0100  rs1  000  rd    000
# beq  1011  rs1  rs2  -offset6-
# bne  1100  rs1  rs2  -offset6-
# jmp  1101  ------offset12-----
# lui  1110  rd   0 ----imm8----
# lli  1111  rd   0 ----imm8----

# ld   0000  regB regA --value--
# st   0001  regB regA --value--
# add  0010  regB regC regA  000	
# inv  0100  regB  000 regA  000
# beq  1011  regA regB --value--
# bne  1100  regA regB --value--
# jmp  1101  -----offset 12-----
# lui  1110  regA  0 ---imm8----	
# lli  1111  regA  0 ---imm8----

def is_int(s):
    return s.isnumeric() or (s[0] == "-" and s[1:].isnumeric())

def disassemble(code):
    full_assembly = []
    opcodes = ["ld ", "st ", "add", "sub", "inv", "lsl", "lsr", "and", "or ", "slt", "", "beq", "bne", "jmp", "lui", "lli"]

    line_number = 0
    label_names = {}

    # Pass 1 - add all labels to the label table
    for line in code:
        find_label = line.find("// [")
        find_colon = line.find(":")
        find_end   = line.find("]")
        if find_label > -1 and find_colon > -1 and find_end > -1:    
            label = line[find_label + 4: find_colon]
            value = line[find_colon + 1: find_end]
            if is_int(value):
                label_names[int(value)] = label

   
    # Pass 2 - disassemble
    for line in code:
        comment = ""
        assembly = ""

        # remove anything between braces {}
        brace_start = line.find("{")
        brace_end  = line.find("}")
        if brace_start > -1 and brace_end > -1:
            line = line[:brace_start] + line[brace_end + 1:]

        # split on comment //
        line = line.strip()        
        comment_location = line.find("//")
        if comment_location > -1:
            comment = line[comment_location :]
            line = line[:comment_location]
            
        # check for a label in a comment (at start of comment) // [xxx:yy]
        if comment_location == 0:
            label_start = comment.find("[")
            label_end = comment.find(":")
            if label_start > -1 and label_end > -1:
                output = comment[label_start + 1 : label_end + 1]
            else:
                output = comment
            full_assembly.append((None, output))
            
        # otherwise process the line for disassembly    
        elif line != "":
            value = int(line, 2)
            opcode = (value & 0b1111_000_000_000_000) >> 12
            r1     = (value & 0b0000_111_000_000_000) >> 9
            r2     = (value & 0b0000_000_111_000_000) >> 6
            r3     = (value & 0b0000_000_000_111_000) >> 3
            off6   = (value & 0b0000_000_000_111_111)
            off12  = (value & 0b0000_111_111_111_111)
            imm8   = (value & 0b0000_0000_1111_1111)

            # fix signed offset
            if off6 > 31:
                signed_offset = off6 - 64
            else:
                signed_offset = off6

            # base instruction
            assembly = f"{opcodes[opcode]:3s} "

            # and process all the optional registers and value
            # ld and st
            if   opcode <= 0b0001:
                assembly += f"r{r2:d}, r{r1:d}({signed_offset:d})"
            # jmp
            elif opcode == 0b1101:
                jump_dest = off12 * 4
                if label_names.get(jump_dest):
                    assembly += label_names[jump_dest]
                else:
                    assembly += f"{jump_dest:d}"
            # beq and bne
            elif opcode == 0b1100 or opcode == 0b1011:
                assembly += f"r{r1:d}, r{r2:d}, "
                word_offset = signed_offset * 4
                jump_dest = line_number + 4 + word_offset
                if label_names.get(jump_dest):
                    assembly += label_names[jump_dest]
                else:
                    assembly += f"{word_offset:d}"
                    # check to see if we already have a comment or not
                    if comment == "":
                        comment = "//"
                    comment += f" {{jump {jump_dest:d}}}"
            # inv
            elif opcode == 0b0100:
                assembly += f"r{r3:d}, r{r1:d}"
            # lli and lui
            elif opcode == 0b1110 or opcode == 0b1111:
                assembly += f"r{r1:d}, {imm8:d}"
            # other arithmetic instructions
            else:
                assembly += f"r{r3:d}, r{r1:d}, r{r2:d}"

            # create the output with the assembly plus a comment
            # (which could be empty)
            output = f"{assembly:25s}" + comment
 
            full_assembly.append((line_number, output))
            line_number += 4
            
    return full_assembly

##############################################################

import sys, os

if len(sys.argv) > 1:
    filename = sys.argv[1]
    splitname = filename.split(".")
    outname1 = splitname[0] +".rsc"
    outname2 = splitname[0] +".lrs"
else:
    filename = "test1.mc"
    outname1 = None

f = open(filename, mode='r')
code = f.readlines()
f.close()
code_clean =[line.strip() for line in code]


ass = disassemble(code_clean)

# helper to reduce number of checks on files in the main loop
def printfile(txt, f):
    if f != None:
        print(txt, file = f)
        
# Print out the result

if outname1:
    f1 = open(outname1, mode='w')
    f2 = open(outname2, mode='w')
else:
    f1 = None
    f2 = None

for line_no, line in ass:
    if line_no != None:
        s1 = f"          {line:s}"
        s2 = f"{line_no:<4d}      {line:s}"
        print(s2)
        printfile(s1, f1)
        printfile(s2, f2)
    else:
        print(line)
        printfile(line, f1)
        printfile(line, f2)

if outname1:        
    f1.close()
    f2.close()

