// Seed: 3737620521
module static module_0 #(
    parameter id_5 = 32'd60,
    parameter id_7 = 32'd49
) (
    id_1
);
  output wor id_1;
  uwire [1 : -1] id_2, id_3;
  assign id_1 = -1'b0;
  bit id_4;
  assign id_3 = -1'b0;
  always begin : LABEL_0
    @(1 or id_4) id_4 <= -1'h0 !=? 1;
  end
  wire _id_5, id_6;
  assign id_2 = 1 - id_5;
  wire _id_7;
  wire id_8, id_9;
  wire [id_7 : id_5] id_10, id_11;
  parameter id_12 = 1;
  wire  id_13;
  logic id_14 = 1;
  assign id_9 = id_7;
  parameter id_15 = id_12;
endmodule
module module_1 #(
    parameter id_12 = 32'd52,
    parameter id_2  = 32'd57
) (
    input tri id_0,
    output supply0 id_1,
    input wire _id_2,
    inout wire id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    output wand id_8#(""),
    output tri id_9,
    output uwire id_10,
    output tri1 id_11,
    input wor _id_12,
    output logic id_13
);
  always id_13 = -1'b0;
  wire [-1  -  id_12 : id_2] id_15;
  supply1 id_16, id_17;
  assign id_17 = 1'b0;
  parameter [id_2 : $realtime] id_18 = -1;
  module_0 modCall_1 (id_17);
  assign modCall_1.id_2 = 0;
endmodule
