{"vcs1":{"timestamp_begin":1714249793.721811403, "rt":1.48, "ut":0.33, "st":0.23}}
{"vcselab":{"timestamp_begin":1714249795.279235253, "rt":1.17, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1714249796.523710150, "rt":0.40, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1714249793.127210989}
{"VCS_COMP_START_TIME": 1714249793.127210989}
{"VCS_COMP_END_TIME": 1714249800.937312271}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332420}}
{"stitch_vcselab": {"peak_mem": 233740}}
