{
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "conv_mac_tb": [
            "conv_mac_tb",
            "VBS7H",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.070988999999999997,
            "ru_stime_sec": 0.025995999999999998,
            "ru_majflt": 0,
            "ru_maxrss_kb": 52744,
            "ru_nvcsw": 172,
            "ru_minflt": 12165,
            "ru_nivcsw": 18
        },
        "ru_self_end": {
            "ru_utime_sec": 0.12198100000000001,
            "ru_stime_sec": 0.036993999999999999,
            "ru_majflt": 0,
            "ru_maxrss_kb": 60964,
            "ru_nvcsw": 258,
            "ru_minflt": 14622,
            "ru_nivcsw": 46
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "mop/quad": 2.7345132743362832,
        "nMops": 5871,
        "quadSpeed": 42104.643865704413,
        "nQuads": 2147,
        "CodeGen(%)": 41.803231650830867,
        "outputSizePerQuad": 72.0,
        "totalObjSize": 155792,
        "mopSpeed": 115135.70756197048,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_majflt": 0,
            "ru_maxrss_kb": 0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "Frontend(%)": 58.196768349169126
    },
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 59312
    },
    "CompileProcesses": [
        "cgproc.27097.json"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "conv_mac_tb"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "Misc": {
        "csrc": "csrc",
        "cwd": "/home/ecelrc/students/agroszewski/lpr_final/project/rtl/4b_conv",
        "csrc_abs": "/home/ecelrc/students/agroszewski/lpr_final/project/rtl/4b_conv/csrc",
        "daidir_abs": "/home/ecelrc/students/agroszewski/lpr_final/project/rtl/4b_conv/conv_mac.daidir",
        "daidir": "/home/ecelrc/students/agroszewski/lpr_final/project/rtl/4b_conv/conv_mac.daidir",
        "archive_dir": "archive.0",
        "default_output_dir": "csrc"
    }
}