library ieee;
use ieee.std_logic_1164.all;

entity bcd_conversor is
    port(binary: in std_logic_vector(13 downto 0);
        bcd: out std_logic_vector(15 downto 0));
end bcd_conversor;

architecture conversor of bcd_conversor is

    signal und, dez, cen, mil: std_logic_vector(3 downto 0);

begin

    for index in 0 to 15 loop
        
    end loop;

end conversor;