Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul  4 13:45:37 2023
| Host         : DESKTOP-48BJ788 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_modul_timing_summary_routed.rpt -pb top_modul_timing_summary_routed.pb -rpx top_modul_timing_summary_routed.rpx -warn_on_violation
| Design       : top_modul
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (355)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (355)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: CLOCK/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   87          inf        0.000                      0                   87           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_RGB/Red/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.137ns  (logic 4.783ns (47.189%)  route 5.353ns (52.811%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE                         0.000     0.000 r  PWM_RGB/Red/counter_reg[1]/C
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  PWM_RGB/Red/counter_reg[1]/Q
                         net (fo=12, routed)          0.899     1.318    PWM_RGB/Red/Q[1]
    SLICE_X87Y93         LUT3 (Prop_lut3_I2_O)        0.299     1.617 r  PWM_RGB/Red/pwm_out_carry_i_8__1/O
                         net (fo=1, routed)           0.000     1.617    PWM_RGB/Blue/S[0]
    SLICE_X87Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.149 r  PWM_RGB/Blue/pwm_out_carry/CO[3]
                         net (fo=1, routed)           4.454     6.603    blue_LED_OBUF
    L16                  OBUF (Prop_obuf_I_O)         3.533    10.137 r  blue_LED_OBUF_inst/O
                         net (fo=0)                   0.000    10.137    blue_LED
    L16                                                               r  blue_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.593ns (54.330%)  route 3.861ns (45.670%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[4]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ENCODER/res_reg[4]/Q
                         net (fo=24, routed)          1.208     1.627    ENCODER/res[4]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.296     1.923 f  ENCODER/cathode_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.827     2.750    ENCODER/cathode_OBUF[5]_inst_i_4_n_0
    SLICE_X89Y91         LUT5 (Prop_lut5_I2_O)        0.152     2.902 r  ENCODER/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.728    cathode_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         3.726     8.454 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.454    cathode[3]
    L4                                                                r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.361ns (52.828%)  route 3.894ns (47.172%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[4]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ENCODER/res_reg[4]/Q
                         net (fo=24, routed)          1.208     1.627    ENCODER/res[4]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.296     1.923 f  ENCODER/cathode_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.827     2.750    ENCODER/cathode_OBUF[5]_inst_i_4_n_0
    SLICE_X89Y91         LUT5 (Prop_lut5_I4_O)        0.124     2.874 r  ENCODER/cathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.733    cathode_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.522     8.255 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.255    cathode[0]
    L3                                                                r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.362ns (53.247%)  route 3.830ns (46.753%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[4]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ENCODER/res_reg[4]/Q
                         net (fo=24, routed)          1.054     1.473    ENCODER/res[4]
    SLICE_X88Y90         LUT4 (Prop_lut4_I0_O)        0.296     1.769 r  ENCODER/cathode_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.923     2.692    ENCODER/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X89Y91         LUT6 (Prop_lut6_I1_O)        0.124     2.816 r  ENCODER/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.853     4.669    cathode_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.523     8.192 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.192    cathode[4]
    K3                                                                r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.464ns (55.019%)  route 3.649ns (44.981%))
  Logic Levels:           4  (FDRE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[0]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ENCODER/res_reg[0]/Q
                         net (fo=24, routed)          1.313     1.769    ENCODER/res_reg[0]
    SLICE_X89Y90         LUT5 (Prop_lut5_I0_O)        0.124     1.893 r  ENCODER/cathode_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.673     2.566    ENCODER/cathode_OBUF[5]_inst_i_5_n_0
    SLICE_X88Y91         LUT5 (Prop_lut5_I4_O)        0.148     2.714 r  ENCODER/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.377    cathode_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.736     8.113 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.113    cathode[5]
    M2                                                                r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Refresh_wrapper/refreshcounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.343ns (53.727%)  route 3.740ns (46.273%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDRE                         0.000     0.000 r  Refresh_wrapper/refreshcounter_reg[0]/C
    SLICE_X89Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Refresh_wrapper/refreshcounter_reg[0]/Q
                         net (fo=12, routed)          0.936     1.392    Refresh_wrapper/Q[0]
    SLICE_X89Y90         LUT2 (Prop_lut2_I1_O)        0.152     1.544 r  Refresh_wrapper/anode_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.804     4.348    anode_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.735     8.083 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.083    anode[0]
    N6                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.372ns (54.165%)  route 3.700ns (45.835%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[4]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ENCODER/res_reg[4]/Q
                         net (fo=24, routed)          1.208     1.627    ENCODER/res[4]
    SLICE_X88Y90         LUT6 (Prop_lut6_I2_O)        0.296     1.923 f  ENCODER/cathode_OBUF[5]_inst_i_4/O
                         net (fo=5, routed)           0.824     2.747    ENCODER/cathode_OBUF[5]_inst_i_4_n_0
    SLICE_X88Y91         LUT6 (Prop_lut6_I0_O)        0.124     2.871 r  ENCODER/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.539    cathode_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.533     8.072 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.072    cathode[1]
    N1                                                                r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.457ns (55.642%)  route 3.553ns (44.358%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[0]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ENCODER/res_reg[0]/Q
                         net (fo=24, routed)          1.313     1.769    ENCODER/res_reg[0]
    SLICE_X89Y90         LUT5 (Prop_lut5_I4_O)        0.152     1.921 r  ENCODER/cathode_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.436     2.357    ENCODER/cathode_OBUF[6]_inst_i_2_n_0
    SLICE_X89Y90         LUT6 (Prop_lut6_I0_O)        0.326     2.683 r  ENCODER/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.487    cathode_OBUF[6]
    L6                   OBUF (Prop_obuf_I_O)         3.523     8.010 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.010    cathode[6]
    L6                                                                r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_RGB/Red/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.581ns (57.195%)  route 3.428ns (42.805%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE                         0.000     0.000 r  PWM_RGB/Red/counter_reg[7]/C
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  PWM_RGB/Red/counter_reg[7]/Q
                         net (fo=7, routed)           1.260     1.679    PWM_RGB/Red/Blue/counter_reg[7]
    SLICE_X88Y92         LUT3 (Prop_lut3_I0_O)        0.297     1.976 r  PWM_RGB/Red/pwm_out_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.976    PWM_RGB/Red/pwm_out_carry_i_5__0_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.352 r  PWM_RGB/Red/pwm_out_carry/CO[3]
                         net (fo=1, routed)           2.168     4.520    red_LED_OBUF
    K6                   OBUF (Prop_obuf_I_O)         3.489     8.009 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     8.009    red_LED
    K6                                                                r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.349ns (54.986%)  route 3.560ns (45.014%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[4]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ENCODER/res_reg[4]/Q
                         net (fo=24, routed)          1.054     1.473    ENCODER/res[4]
    SLICE_X88Y90         LUT4 (Prop_lut4_I0_O)        0.296     1.769 r  ENCODER/cathode_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.693     2.462    ENCODER/cathode_OBUF[4]_inst_i_2_n_0
    SLICE_X88Y90         LUT6 (Prop_lut6_I4_O)        0.124     2.586 r  ENCODER/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.399    cathode_OBUF[2]
    L5                   OBUF (Prop_obuf_I_O)         3.510     7.910 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.910    cathode[2]
    L5                                                                r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENCODER/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/B_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.911%)  route 0.166ns (47.089%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[1]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ENCODER/res_reg[1]/Q
                         net (fo=27, routed)          0.166     0.307    ENCODER/res_reg[1]
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.352 r  ENCODER/B_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    R_RGB/B_reg_reg[4]_2[0]
    SLICE_X87Y91         FDRE                                         r  R_RGB/B_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/B_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.761%)  route 0.167ns (47.239%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[1]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ENCODER/res_reg[1]/Q
                         net (fo=27, routed)          0.167     0.308    ENCODER/res_reg[1]
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  ENCODER/B_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    R_RGB/B_reg_reg[4]_2[1]
    SLICE_X87Y91         FDRE                                         r  R_RGB/B_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/R_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.189ns (53.310%)  route 0.166ns (46.690%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[1]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ENCODER/res_reg[1]/Q
                         net (fo=27, routed)          0.166     0.307    ENCODER/res_reg[1]
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.048     0.355 r  ENCODER/R_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    R_RGB/R_reg_reg[2]_1
    SLICE_X87Y91         FDRE                                         r  R_RGB/R_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/B_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.190ns (53.291%)  route 0.167ns (46.709%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[1]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ENCODER/res_reg[1]/Q
                         net (fo=27, routed)          0.167     0.308    ENCODER/res_reg[1]
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.049     0.357 r  ENCODER/B_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    R_RGB/B_reg_reg[4]_2[2]
    SLICE_X87Y91         FDRE                                         r  R_RGB/B_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/G_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.797%)  route 0.173ns (48.203%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[0]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ENCODER/res_reg[0]/Q
                         net (fo=24, routed)          0.173     0.314    ENCODER/res_reg[0]
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  ENCODER/G_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    R_RGB/D[0]
    SLICE_X87Y91         FDRE                                         r  R_RGB/G_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/G_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.797%)  route 0.173ns (48.203%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[0]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ENCODER/res_reg[0]/Q
                         net (fo=24, routed)          0.173     0.314    ENCODER/res_reg[0]
    SLICE_X87Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.359 r  ENCODER/G_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    R_RGB/D[1]
    SLICE_X87Y91         FDRE                                         r  R_RGB/G_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            R_RGB/B_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.185ns (51.519%)  route 0.174ns (48.481%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[0]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ENCODER/res_reg[0]/Q
                         net (fo=24, routed)          0.174     0.315    ENCODER/res_reg[0]
    SLICE_X87Y91         LUT5 (Prop_lut5_I1_O)        0.044     0.359 r  ENCODER/B_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    R_RGB/B_reg_reg[4]_2[3]
    SLICE_X87Y91         FDRE                                         r  R_RGB/B_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_RGB/Red/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_RGB/Red/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.162%)  route 0.192ns (50.838%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE                         0.000     0.000 r  PWM_RGB/Red/counter_reg[0]/C
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM_RGB/Red/counter_reg[0]/Q
                         net (fo=11, routed)          0.192     0.333    PWM_RGB/Red/Q[0]
    SLICE_X86Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.378 r  PWM_RGB/Red/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    PWM_RGB/Red/p_0_in[5]
    SLICE_X86Y93         FDRE                                         r  PWM_RGB/Red/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/rotary_first_A_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ENCODER/rotary_first_A_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         FDRE                         0.000     0.000 r  ENCODER/rotary_first_A_reg/C
    SLICE_X70Y91         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ENCODER/rotary_first_A_reg/Q
                         net (fo=5, routed)           0.177     0.341    ENCODER/rotary_first_A
    SLICE_X70Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  ENCODER/rotary_first_A_i_1/O
                         net (fo=1, routed)           0.000     0.386    ENCODER/rotary_first_A_i_1_n_0
    SLICE_X70Y91         FDRE                                         r  ENCODER/rotary_first_A_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENCODER/res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ENCODER/res_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.296%)  route 0.207ns (52.704%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE                         0.000     0.000 r  ENCODER/res_reg[3]/C
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ENCODER/res_reg[3]/Q
                         net (fo=25, routed)          0.207     0.348    ENCODER/res_reg[3]
    SLICE_X86Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.393 r  ENCODER/res[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    ENCODER/res[3]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  ENCODER/res_reg[3]/D
  -------------------------------------------------------------------    -------------------





