<stg><name>process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="61" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:3 %mul_ln37_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %mul_ln37

]]></Node>
<StgValue><ssdm name="mul_ln37_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %sext_ln37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln37

]]></Node>
<StgValue><ssdm name="sext_ln37_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln37_cast = sext i32 %sext_ln37_read

]]></Node>
<StgValue><ssdm name="sext_ln37_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i61 0, i61 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln53 = store i32 0, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln54 = store i32 0, i32 %x_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="61" op_0_bw="61" op_1_bw="0">
<![CDATA[
for.body75:1 %indvar_flatten24_load = load i61 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="indvar_flatten24_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.body75:4 %icmp_ln53 = icmp_eq  i61 %indvar_flatten24_load, i61 %mul_ln37_read

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
for.body75:5 %add_ln53_1 = add i61 %indvar_flatten24_load, i61 1

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body75:6 %br_ln53 = br i1 %icmp_ln53, void %for.inc155.loopexit, void %for.body167.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body75:0 %x = load i32 %x_2

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="32">
<![CDATA[
for.body75:2 %zext_ln54 = zext i32 %x

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body75:3 %icmp_ln54 = icmp_slt  i33 %zext_ln54, i33 %sext_ln37_cast

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc155.loopexit:3 %select_ln53 = select i1 %icmp_ln54, i32 %x, i32 0

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:20 %lshr_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %select_ln53, i32 1, i32 14

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:83 %add_ln54 = add i32 %select_ln53, i32 2

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="61" op_1_bw="61" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155.loopexit:84 %store_ln53 = store i61 %add_ln53_1, i61 %indvar_flatten24

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc155.loopexit:0 %y_load = load i32 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:1 %add_ln53 = add i32 %y_load, i32 2

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc155.loopexit:4 %select_ln53_1 = select i1 %icmp_ln54, i32 %y_load, i32 %add_ln53

]]></Node>
<StgValue><ssdm name="select_ln53_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:11 %tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln53_1, i32 1, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:17 %tmp_4 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln53_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc155.loopexit:18 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_4, i7 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:37 %add_ln67 = add i14 %tmp_5, i14 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155.loopexit:85 %store_ln53 = store i32 %select_ln53_1, i32 %y

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc155.loopexit:86 %store_ln54 = store i32 %add_ln54, i32 %x_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="65" op_0_bw="32">
<![CDATA[
for.inc155.loopexit:5 %zext_ln53 = zext i32 %select_ln53_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc155.loopexit:6 %mul_ln53 = mul i65 %zext_ln53, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
for.inc155.loopexit:12 %tmp_2 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="31">
<![CDATA[
for.inc155.loopexit:13 %tmp_18_cast = zext i31 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc155.loopexit:14 %mul60 = mul i63 %tmp_18_cast, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul60"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc155.loopexit:6 %mul_ln53 = mul i65 %zext_ln53, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc155.loopexit:14 %mul60 = mul i63 %tmp_18_cast, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc155.loopexit:6 %mul_ln53 = mul i65 %zext_ln53, i65 5726623062

]]></Node>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:7 %tmp_15_cast = partselect i7 @_ssdm_op_PartSelect.i7.i65.i32.i32, i65 %mul_ln53, i32 34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc155.loopexit:14 %mul60 = mul i63 %tmp_18_cast, i63 2863311531

]]></Node>
<StgValue><ssdm name="mul60"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:15 %tmp_19_cast = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %mul60, i32 33, i32 39

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc155.loopexit:8 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_15_cast, i7 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc155.loopexit:16 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_19_cast, i7 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:21 %add_ln57 = add i14 %tmp_s, i14 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:22 %zext_ln57 = zext i14 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:23 %image_addr = getelementptr i8 %image_r, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:24 %add_ln59 = add i14 %tmp_3, i14 %lshr_ln2

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:25 %zext_ln59 = zext i14 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:26 %image_addr_1 = getelementptr i8 %image_r, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:27 %image_1_addr = getelementptr i8 %image_1, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_1_addr"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:28 %image_1_addr_1 = getelementptr i8 %image_1, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_1_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:29 %image_2_addr = getelementptr i8 %image_2, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_2_addr"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:30 %image_2_addr_1 = getelementptr i8 %image_2, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_2_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:31 %image_3_addr = getelementptr i8 %image_3, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_3_addr"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:32 %image_3_addr_1 = getelementptr i8 %image_3, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_3_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:33 %image_4_addr = getelementptr i8 %image_4, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_4_addr"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:34 %image_4_addr_1 = getelementptr i8 %image_4, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_4_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:35 %image_5_addr = getelementptr i8 %image_5, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="image_5_addr"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:36 %image_5_addr_1 = getelementptr i8 %image_5, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="image_5_addr_1"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:42 %image_load = load i14 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:43 %image_2_load = load i14 %image_2_addr

]]></Node>
<StgValue><ssdm name="image_2_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:44 %image_4_load = load i14 %image_4_addr

]]></Node>
<StgValue><ssdm name="image_4_load"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:46 %image_1_load = load i14 %image_1_addr

]]></Node>
<StgValue><ssdm name="image_1_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:47 %image_3_load = load i14 %image_3_addr

]]></Node>
<StgValue><ssdm name="image_3_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:48 %image_5_load = load i14 %image_5_addr

]]></Node>
<StgValue><ssdm name="image_5_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:50 %image_load_1 = load i14 %image_addr_1

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:51 %image_2_load_1 = load i14 %image_2_addr_1

]]></Node>
<StgValue><ssdm name="image_2_load_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:52 %image_4_load_1 = load i14 %image_4_addr_1

]]></Node>
<StgValue><ssdm name="image_4_load_1"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:54 %image_1_load_1 = load i14 %image_1_addr_1

]]></Node>
<StgValue><ssdm name="image_1_load_1"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:55 %image_3_load_1 = load i14 %image_3_addr_1

]]></Node>
<StgValue><ssdm name="image_3_load_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:56 %image_5_load_1 = load i14 %image_5_addr_1

]]></Node>
<StgValue><ssdm name="image_5_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:42 %image_load = load i14 %image_addr

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:43 %image_2_load = load i14 %image_2_addr

]]></Node>
<StgValue><ssdm name="image_2_load"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:44 %image_4_load = load i14 %image_4_addr

]]></Node>
<StgValue><ssdm name="image_4_load"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:46 %image_1_load = load i14 %image_1_addr

]]></Node>
<StgValue><ssdm name="image_1_load"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:47 %image_3_load = load i14 %image_3_addr

]]></Node>
<StgValue><ssdm name="image_3_load"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:48 %image_5_load = load i14 %image_5_addr

]]></Node>
<StgValue><ssdm name="image_5_load"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:50 %image_load_1 = load i14 %image_addr_1

]]></Node>
<StgValue><ssdm name="image_load_1"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:51 %image_2_load_1 = load i14 %image_2_addr_1

]]></Node>
<StgValue><ssdm name="image_2_load_1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:52 %image_4_load_1 = load i14 %image_4_addr_1

]]></Node>
<StgValue><ssdm name="image_4_load_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:54 %image_1_load_1 = load i14 %image_1_addr_1

]]></Node>
<StgValue><ssdm name="image_1_load_1"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:55 %image_3_load_1 = load i14 %image_3_addr_1

]]></Node>
<StgValue><ssdm name="image_3_load_1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:56 %image_5_load_1 = load i14 %image_5_addr_1

]]></Node>
<StgValue><ssdm name="image_5_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="154" st_id="31" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="155" st_id="32" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="156" st_id="33" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="157" st_id="34" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="158" st_id="35" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="159" st_id="36" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="160" st_id="37" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="161" st_id="38" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="162" st_id="39" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="163" st_id="40" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc155.loopexit:9 %urem_ln53 = urem i32 %select_ln53_1, i32 3

]]></Node>
<StgValue><ssdm name="urem_ln53"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2">
<![CDATA[
for.inc155.loopexit:10 %trunc_ln53 = trunc i2 %urem_ln53

]]></Node>
<StgValue><ssdm name="trunc_ln53"/></StgValue>
</operation>

<operation id="165" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc155.loopexit:45 %v1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %image_load, i2 1, i8 %image_2_load, i2 2, i8 %image_4_load, i8 0, i2 %trunc_ln53

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="166" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc155.loopexit:49 %v2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %image_1_load, i2 1, i8 %image_3_load, i2 2, i8 %image_5_load, i8 0, i2 %trunc_ln53

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="167" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc155.loopexit:53 %v3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %image_load_1, i2 0, i8 %image_2_load_1, i2 1, i8 %image_4_load_1, i8 0, i2 %trunc_ln53

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="168" st_id="41" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="8" op_8_bw="2">
<![CDATA[
for.inc155.loopexit:57 %v4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %image_1_load_1, i2 0, i8 %image_3_load_1, i2 1, i8 %image_5_load_1, i8 0, i2 %trunc_ln53

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="169" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:58 %icmp_ln64 = icmp_ugt  i8 %v2, i8 %v1

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="170" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:59 %maxv_1 = select i1 %icmp_ln64, i8 %v2, i8 %v1

]]></Node>
<StgValue><ssdm name="maxv_1"/></StgValue>
</operation>

<operation id="171" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:65 %icmp_ln71 = icmp_ult  i8 %v2, i8 %v1

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="172" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:66 %minv_2 = select i1 %icmp_ln71, i8 %v2, i8 %v1

]]></Node>
<StgValue><ssdm name="minv_2"/></StgValue>
</operation>

<operation id="173" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
for.inc155.loopexit:72 %zext_ln77 = zext i8 %v1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="174" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
for.inc155.loopexit:73 %zext_ln77_1 = zext i8 %v2

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="175" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8">
<![CDATA[
for.inc155.loopexit:74 %zext_ln77_2 = zext i8 %v3

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="176" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
for.inc155.loopexit:75 %zext_ln77_3 = zext i8 %v4

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="177" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc155.loopexit:76 %add_ln77 = add i9 %zext_ln77_1, i9 %zext_ln77

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="178" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="9">
<![CDATA[
for.inc155.loopexit:77 %zext_ln77_4 = zext i9 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_4"/></StgValue>
</operation>

<operation id="179" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc155.loopexit:78 %add_ln77_1 = add i9 %zext_ln77_2, i9 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="180" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="9">
<![CDATA[
for.inc155.loopexit:79 %zext_ln77_5 = zext i9 %add_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_5"/></StgValue>
</operation>

<operation id="181" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc155.loopexit:80 %add_ln77_2 = add i10 %zext_ln77_5, i10 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="add_ln77_2"/></StgValue>
</operation>

<operation id="182" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc155.loopexit:81 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln77_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="183" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="14">
<![CDATA[
for.inc155.loopexit:38 %zext_ln67 = zext i14 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="184" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:41 %avg_result_addr = getelementptr i8 %avg_result, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="avg_result_addr"/></StgValue>
</operation>

<operation id="185" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:60 %icmp_ln65 = icmp_ugt  i8 %v3, i8 %maxv_1

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="186" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:61 %maxv_3 = select i1 %icmp_ln65, i8 %v3, i8 %maxv_1

]]></Node>
<StgValue><ssdm name="maxv_3"/></StgValue>
</operation>

<operation id="187" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:62 %icmp_ln66 = icmp_ugt  i8 %v4, i8 %maxv_3

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="188" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:67 %icmp_ln72 = icmp_ult  i8 %v3, i8 %minv_2

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:68 %minv_3 = select i1 %icmp_ln72, i8 %v3, i8 %minv_2

]]></Node>
<StgValue><ssdm name="minv_3"/></StgValue>
</operation>

<operation id="190" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc155.loopexit:69 %icmp_ln73 = icmp_ult  i8 %v4, i8 %minv_3

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="191" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:82 %store_ln77 = store i8 %trunc_ln6, i14 %avg_result_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="201" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
for.body167.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="192" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc155.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_7_VITIS_LOOP_54_8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="193" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc155.loopexit:19 %specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln55"/></StgValue>
</operation>

<operation id="194" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:39 %max_result_addr = getelementptr i8 %max_result, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="max_result_addr"/></StgValue>
</operation>

<operation id="195" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc155.loopexit:40 %min_result_addr = getelementptr i8 %min_result, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="min_result_addr"/></StgValue>
</operation>

<operation id="196" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:63 %maxv_4 = select i1 %icmp_ln66, i8 %v4, i8 %maxv_3

]]></Node>
<StgValue><ssdm name="maxv_4"/></StgValue>
</operation>

<operation id="197" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:64 %store_ln67 = store i8 %maxv_4, i14 %max_result_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="198" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc155.loopexit:70 %minv_5 = select i1 %icmp_ln73, i8 %v4, i8 %minv_3

]]></Node>
<StgValue><ssdm name="minv_5"/></StgValue>
</operation>

<operation id="199" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.inc155.loopexit:71 %store_ln74 = store i8 %minv_5, i14 %min_result_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="200" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc155.loopexit:87 %br_ln54 = br void %for.body75

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
