// Seed: 603511901
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    output wire id_7,
    output tri id_8,
    input tri id_9,
    output tri0 id_10,
    input wor id_11
    , id_13
);
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_4, id_4, id_1, id_3, id_3, id_5, id_4, id_4, id_3, id_4, id_5
  );
endmodule
