set_max_delay 10 -rise -fall -through pin* -rise_through ff* -to {clk1 clk2} -rise_to port* -fall_to core_clock -ignore_clock_latency -probe -reset_path
