{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624035018301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624035018307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 17:50:18 2021 " "Processing started: Fri Jun 18 17:50:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624035018307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035018307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035018307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624035018897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624035018898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter4-Behav " "Found design unit 1: PCounter4-Behav" {  } { { "PCounter4.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/PCounter4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027520 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter4 " "Found entity 1: PCounter4" {  } { { "PCounter4.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/PCounter4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027520 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1624035027526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behav " "Found design unit 1: Mux-Behav" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027526 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Bin7SegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegeneratorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegeneratorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorN-Behavioral " "Found design unit 1: PulseGeneratorN-Behavioral" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/PulseGeneratorN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027533 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorN " "Found entity 1: PulseGeneratorN" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/PulseGeneratorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DebounceUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027537 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DebounceUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometertop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometertop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChronometerTop-Behavioral " "Found design unit 1: ChronometerTop-Behavioral" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChronometerTop " "Found entity 1: ChronometerTop" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayCntrl-Behavioral " "Found design unit 1: DisplayCntrl-Behavioral" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027545 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayCntrl " "Found entity 1: DisplayCntrl" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ClkDividerN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-Behavioral " "Found design unit 1: Reg-Behavioral" {  } { { "Reg.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/Reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/syncgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/syncgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncGen-Behavioral " "Found design unit 1: SyncGen-Behavioral" {  } { { "output_files/SyncGen.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/output_files/SyncGen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027555 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncGen " "Found entity 1: SyncGen" {  } { { "output_files/SyncGen.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/output_files/SyncGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progcntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgCntrl-Behavioral " "Found design unit 1: ProgCntrl-Behavioral" {  } { { "ProgCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ProgCntrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgCntrl " "Found entity 1: ProgCntrl" {  } { { "ProgCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ProgCntrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035027559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChronometerTop " "Elaborating entity \"ChronometerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624035027632 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_blink ChronometerTop.vhd(104) " "Verilog HDL or VHDL warning at ChronometerTop.vhd(104): object \"s_blink\" assigned a value but never read" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624035027633 "|ChronometerTop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_max_value ChronometerTop.vhd(243) " "VHDL Process Statement warning at ChronometerTop.vhd(243): signal \"s_max_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027634 "|ChronometerTop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode_final ChronometerTop.vhd(389) " "VHDL Process Statement warning at ChronometerTop.vhd(389): signal \"s_mode_final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027635 "|ChronometerTop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_mode_final ChronometerTop.vhd(392) " "VHDL Process Statement warning at ChronometerTop.vhd(392): signal \"s_mode_final\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027635 "|ChronometerTop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ProgBusy ChronometerTop.vhd(408) " "VHDL Process Statement warning at ChronometerTop.vhd(408): signal \"s_ProgBusy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027635 "|ChronometerTop"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] ChronometerTop.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at ChronometerTop.vhd(13)" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027638 "|ChronometerTop"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[13..11\] ChronometerTop.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[13..11\]\" at ChronometerTop.vhd(13)" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027638 "|ChronometerTop"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..7\] ChronometerTop.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[8..7\]\" at ChronometerTop.vhd(13)" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035027638 "|ChronometerTop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkDiv A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:clkDiv\"" {  } { { "ChronometerTop.vhd" "clkDiv" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clkBlink A:behavioral " "Elaborating entity \"ClkDividerN\" using architecture \"A:behavioral\" for hierarchy \"ClkDividerN:clkBlink\"" {  } { { "ChronometerTop.vhd" "clkBlink" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:deb1 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:deb1\"" {  } { { "ChronometerTop.vhd" "deb1" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:deb2 A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:deb2\"" {  } { { "ChronometerTop.vhd" "deb2" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SyncGen SyncGen:SyncGen A:behavioral " "Elaborating entity \"SyncGen\" using architecture \"A:behavioral\" for hierarchy \"SyncGen:SyncGen\"" {  } { { "ChronometerTop.vhd" "SyncGen" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgCntrl ProgCntrl:ProgMode A:behavioral " "Elaborating entity \"ProgCntrl\" using architecture \"A:behavioral\" for hierarchy \"ProgCntrl:ProgMode\"" {  } { { "ChronometerTop.vhd" "ProgMode" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 272 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter4 PCounter4:counter0 A:behav " "Elaborating entity \"PCounter4\" using architecture \"A:behav\" for hierarchy \"PCounter4:counter0\"" {  } { { "ChronometerTop.vhd" "counter0" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 295 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PCounter4 PCounter4:counter3 A:behav " "Elaborating entity \"PCounter4\" using architecture \"A:behav\" for hierarchy \"PCounter4:counter3\"" {  } { { "ChronometerTop.vhd" "counter3" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 344 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux Mux:Mux A:behav " "Elaborating entity \"Mux\" using architecture \"A:behav\" for hierarchy \"Mux:Mux\"" {  } { { "ChronometerTop.vhd" "Mux" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 421 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:segDecoder A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:segDecoder\"" {  } { { "ChronometerTop.vhd" "segDecoder" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 433 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayCntrl DisplayCntrl:DisplayCntrl A:behavioral " "Elaborating entity \"DisplayCntrl\" using architecture \"A:behavioral\" for hierarchy \"DisplayCntrl:DisplayCntrl\"" {  } { { "ChronometerTop.vhd" "DisplayCntrl" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 437 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027679 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_en DisplayCntrl.vhd(140) " "VHDL Process Statement warning at DisplayCntrl.vhd(140): signal \"counter_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027680 "|ChronometerTop|DisplayCntrl:DisplayCntrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_en DisplayCntrl.vhd(150) " "VHDL Process Statement warning at DisplayCntrl.vhd(150): signal \"counter_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027680 "|ChronometerTop|DisplayCntrl:DisplayCntrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_en DisplayCntrl.vhd(160) " "VHDL Process Statement warning at DisplayCntrl.vhd(160): signal \"counter_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027680 "|ChronometerTop|DisplayCntrl:DisplayCntrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ProgBusy DisplayCntrl.vhd(170) " "VHDL Process Statement warning at DisplayCntrl.vhd(170): signal \"ProgBusy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/DisplayCntrl.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624035027680 "|ChronometerTop|DisplayCntrl:DisplayCntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg Reg:reg1 A:behavioral " "Elaborating entity \"Reg\" using architecture \"A:behavioral\" for hierarchy \"Reg:reg1\"" {  } { { "ChronometerTop.vhd" "reg1" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 448 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035027681 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SyncGen:SyncGen\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SyncGen:SyncGen\|Mod1\"" {  } { { "output_files/SyncGen.vhd" "Mod1" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/output_files/SyncGen.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035028127 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624035028127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyncGen:SyncGen\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"SyncGen:SyncGen\|lpm_divide:Mod1\"" {  } { { "output_files/SyncGen.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/output_files/SyncGen.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035028183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyncGen:SyncGen\|lpm_divide:Mod1 " "Instantiated megafunction \"SyncGen:SyncGen\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624035028183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 26 " "Parameter \"LPM_WIDTHD\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624035028183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624035028183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624035028183 ""}  } { { "output_files/SyncGen.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/output_files/SyncGen.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624035028183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qcm " "Found entity 1: lpm_divide_qcm" {  } { { "db/lpm_divide_qcm.tdf" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/db/lpm_divide_qcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035028229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035028229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fnh " "Found entity 1: sign_div_unsign_fnh" {  } { { "db/sign_div_unsign_fnh.tdf" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/db/sign_div_unsign_fnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035028250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035028250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iaf " "Found entity 1: alt_u_div_iaf" {  } { { "db/alt_u_div_iaf.tdf" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/db/alt_u_div_iaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035028305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035028305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035028363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035028363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624035028411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035028411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624035029162 "|ChronometerTop|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624035029162 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624035029245 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624035029770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624035029994 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624035029994 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project_fase2/ChronometerTop.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624035030087 "|ChronometerTop|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624035030087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1299 " "Implemented 1299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624035030087 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624035030087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1202 " "Implemented 1202 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624035030087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624035030087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624035030109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 17:50:30 2021 " "Processing ended: Fri Jun 18 17:50:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624035030109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624035030109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624035030109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624035030109 ""}
