<stg><name>compute_Pipeline_VITIS_LOOP_132_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln132 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln132 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln132 = br i1 %icmp_ln132, void %fpga_resource_limit_hint.for.inc.3_begin, void %VITIS_LOOP_139_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:1 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:2 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:4 %zext_ln136 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:5 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:6 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:7 %trunc_ln136 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:8 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:12 %br_ln136 = br i1 %trunc_ln136, void %arrayidx362.case.0, void %arrayidx362.case.1

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:0 %specresourcelimit_ln137 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln137"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:1 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:2 %specresourcelimit_ln137 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln137"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:3 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:4 %store_ln132 = store i7 %add_ln132, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.4_end:5 %br_ln132 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:8 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:9 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln136

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:11 %mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
VITIS_LOOP_139_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_limit_hint.for.inc.3_begin:11 %mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx362.case.0:0 %store_ln136 = store i16 %mul, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.case.0:1 %br_ln136 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx362.case.1:0 %store_ln136 = store i16 %mul, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.case.1:1 %br_ln136 = br void %fpga_resource_limit_hint.for.inc.4_end

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="reg_file_1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="StgValue_59" to="j" fromId="59" toId="6">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="reg_file_7_1" to="specmemcore_ln0" fromId="56" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="61" toId="8">
</dataflow>
<dataflow id="71" from="reg_file_7_0" to="specmemcore_ln0" fromId="57" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_64" to="specmemcore_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_66" to="specmemcore_ln0" fromId="66" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_68" to="specmemcore_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="76" from="_ssdm_op_Read.ap_auto.half" to="reg_file_1_0_load_read" fromId="75" toId="9">
</dataflow>
<dataflow id="77" from="reg_file_1_0_load" to="reg_file_1_0_load_read" fromId="58" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="j" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="81" from="j" to="j_7" fromId="6" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specpipeline_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="13">
</dataflow>
<dataflow id="91" from="p_str" to="specpipeline_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="j_7" to="icmp_ln132" fromId="12" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="icmp_ln132" fromId="93" toId="14">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="empty" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_97" to="empty" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_97" to="empty" fromId="97" toId="15">
</dataflow>
<dataflow id="101" from="j_7" to="add_ln132" fromId="12" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln132" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="icmp_ln132" to="br_ln132" fromId="14" toId="17">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="empty" to="rbegin" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="105" toId="19">
</dataflow>
<dataflow id="111" from="empty_0" to="rbegin1" fromId="110" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="j_7" to="lshr_ln" fromId="12" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_59" to="lshr_ln" fromId="59" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_116" to="lshr_ln" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="lshr_ln" to="zext_ln136" fromId="20" toId="21">
</dataflow>
<dataflow id="119" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="57" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="reg_file_7_0_addr" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="zext_ln136" to="reg_file_7_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="123" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="56" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_120" to="reg_file_7_1_addr" fromId="120" toId="23">
</dataflow>
<dataflow id="125" from="zext_ln136" to="reg_file_7_1_addr" fromId="21" toId="23">
</dataflow>
<dataflow id="126" from="j_7" to="trunc_ln136" fromId="12" toId="24">
</dataflow>
<dataflow id="127" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="22" toId="25">
</dataflow>
<dataflow id="128" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="trunc_ln136" to="br_ln136" fromId="24" toId="27">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln137" fromId="130" toId="28">
</dataflow>
<dataflow id="133" from="StgValue_132" to="specresourcelimit_ln137" fromId="132" toId="28">
</dataflow>
<dataflow id="135" from="empty_15" to="specresourcelimit_ln137" fromId="134" toId="28">
</dataflow>
<dataflow id="137" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="28">
</dataflow>
<dataflow id="138" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="28">
</dataflow>
<dataflow id="139" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="28">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="140" toId="29">
</dataflow>
<dataflow id="142" from="empty_0" to="rend2" fromId="110" toId="29">
</dataflow>
<dataflow id="143" from="rbegin1" to="rend2" fromId="19" toId="29">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecResourceLimit" to="specresourcelimit_ln137" fromId="130" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_132" to="specresourcelimit_ln137" fromId="132" toId="30">
</dataflow>
<dataflow id="147" from="empty_16" to="specresourcelimit_ln137" fromId="146" toId="30">
</dataflow>
<dataflow id="148" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="30">
</dataflow>
<dataflow id="149" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="30">
</dataflow>
<dataflow id="150" from="empty_8" to="specresourcelimit_ln137" fromId="136" toId="30">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="140" toId="31">
</dataflow>
<dataflow id="152" from="empty" to="rend" fromId="107" toId="31">
</dataflow>
<dataflow id="153" from="rbegin" to="rend" fromId="18" toId="31">
</dataflow>
<dataflow id="154" from="add_ln132" to="store_ln132" fromId="16" toId="32">
</dataflow>
<dataflow id="155" from="j" to="store_ln132" fromId="6" toId="32">
</dataflow>
<dataflow id="156" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="22" toId="34">
</dataflow>
<dataflow id="157" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="23" toId="35">
</dataflow>
<dataflow id="159" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="reg_file_7_0_load" to="tmp" fromId="34" toId="36">
</dataflow>
<dataflow id="161" from="reg_file_7_1_load" to="tmp" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="trunc_ln136" to="tmp" fromId="24" toId="36">
</dataflow>
<dataflow id="163" from="reg_file_1_0_load_read" to="mul" fromId="9" toId="37">
</dataflow>
<dataflow id="164" from="tmp" to="mul" fromId="36" toId="37">
</dataflow>
<dataflow id="166" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="165" toId="38">
</dataflow>
<dataflow id="168" from="empty_22" to="specloopname_ln130" fromId="167" toId="38">
</dataflow>
<dataflow id="169" from="reg_file_1_0_load_read" to="mul" fromId="9" toId="39">
</dataflow>
<dataflow id="170" from="tmp" to="mul" fromId="36" toId="39">
</dataflow>
<dataflow id="171" from="mul" to="store_ln136" fromId="39" toId="40">
</dataflow>
<dataflow id="172" from="reg_file_7_0_addr" to="store_ln136" fromId="22" toId="40">
</dataflow>
<dataflow id="173" from="mul" to="store_ln136" fromId="39" toId="42">
</dataflow>
<dataflow id="174" from="reg_file_7_1_addr" to="store_ln136" fromId="23" toId="42">
</dataflow>
<dataflow id="175" from="icmp_ln132" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="176" from="trunc_ln136" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="177" from="icmp_ln132" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
