--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s50an,tqg144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_2m to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DCBA<0>     |   66.065(R)|clk_2m_BUFGP      |   0.000|
DCBA<1>     |   66.072(R)|clk_2m_BUFGP      |   0.000|
DCBA<2>     |   64.738(R)|clk_2m_BUFGP      |   0.000|
DCBA<3>     |   63.817(R)|clk_2m_BUFGP      |   0.000|
locked      |    7.170(R)|clk_2m_BUFGP      |   0.000|
sys_clk_out |    6.826(R)|clk_2m_BUFGP      |   0.000|
w_out<0>    |    7.926(R)|clk_2m_BUFGP      |   0.000|
w_out<1>    |    7.641(R)|clk_2m_BUFGP      |   0.000|
w_out<2>    |    7.885(R)|clk_2m_BUFGP      |   0.000|
w_out<3>    |    7.900(R)|clk_2m_BUFGP      |   0.000|
w_out<4>    |    7.851(R)|clk_2m_BUFGP      |   0.000|
w_out<5>    |    7.830(R)|clk_2m_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock clk_10k to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
m_seq_out   |    8.305(R)|clk_10k_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_2m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_2m         |   10.585|         |         |         |
clk_10k        |    4.034|    0.642|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_10k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10k        |    1.641|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep 19 08:04:29 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 365 MB



