<!DOCTYPE html>

<meta charset="utf-8">
<title>Virgulator - Simulator for Virgule, a minimal processor based on the RISC-V architecture</title>

<link rel="stylesheet" href="doc.css">

<h1>About Virgule and its simulator Virgulator</h1>

<address>
    Guillaume Savaton, <a href="https://eseo.fr">ESEO</a>
</address>

<ul class="toc">
    <li><a href="#motivation">Motivation and scope</a></li>
    <li><a href="#specification">Relation with the RISC-V specification</a></li>
    <li><a href="#registers">Registers</a></li>
    <li><a href="#memory">Memory organization</a></li>
    <li><a href="#interrupts">Interrupts</a></li>
    <li><a href="#instructions">Instruction set</a></li>
    <li><a href="#encoding">Instruction encoding</a></li>
</ul>

<p><a href="..">Virgulator</a> is a visual simulator for a simple RISC processor called Virgule.</p>

<p>Virgule is a 32-bit RISC processor core that implements a minimal subset of
the RISC-V instruction set.
Here, &ldquo;minimal&rdquo; means that Virgule accepts only the
instructions that a C compiler would generate from a pure stand-alone C program.</p>

<h2 id="motivation">Motivation and scope</h2>

<p>Virgule and Virgulator are used for teaching computer architecture
and digital design to beginners at <a href="https://eseo.fr">ESEO</a>.
Before choosing a processor architecture, we had the following requirements in mind:</p>

<ul>
    <li>An open architecture that we could use and implement without asking for permission.</li>
    <li>A simple and regular instruction set, yet complete enough to serve as a target for a C compiler.</li>
    <li>An architecture in line with the current state of the market, preferrably with actual industrial implementations.</li>
    <li>A free and open-source toolchain.</li>
</ul>

<p>Among the candidate architectures, the <a href="https://riscv.org/">RISC-V</a> filled all our requirements:</p>

<ul>
    <li>It has an <a href="https://riscv.org/specifications/">open specification</a>.</li>
    <li>It is a state-of-the-art RISC architecture with a clean and simple base instruction set.</li>
    <li>The RISC-V foundation <a href="https://riscv.org/members-at-a-glance/">has an impressive member list</a>;
        <a href="https://riscv.org/risc-v-cores/">RISC-V cores and chips</a> are available today.</li>
    <li>The RISC-V architecture is supported by the <a href="https://github.com/riscv/riscv-gnu-toolchain">GNU toolchain</a>.</li>
</ul>

<p>These properties allow several teaching scenarios.</p>

<p>In a computer architecture course, students discover how a processor works,
what kinds of languages and tools can be used to create low-level programs (assembly, C).
A simulator is a great way to visualize how each instruction affects the data path.</p>

<p>In a digital circuit design course, students can implement a processor core
in VHDL or Verilog, or instantiate one to make their own system-on-chip.</p>

<h2 id="specification">Relation with the RISC-V specification</h2>

<p>Virgule implements all the computational, transfer control, and memory access instructions
from the integer subset RV32E of the RISC-V specification.
It also provides an exception return instruction that can be used in
interrupt handlers.</p>

<p>The following instructions are not available:</p>

<ul>
    <li>Memory ordering instructions.</li>
    <li>Environment call and breakpoints.</li>
    <li>Control and Status Register (CSR) instructions.</li>
</ul>

<p>The RISC-V architecture defines three privilege levels:
<em>user</em>, <em>supervisor</em>, and <em>machine</em>.
Virgule only supports the <em>machine</em> level.</p>

<h2 id="registers">Registers</h2>

<p>Virgule contains the following 32-bit registers:</p>

<ul>
    <li>16 general-purpose registers named <code>x0</code> to <code>x15</code>
        as specified in the RV32E base instruction set of the RISC-V specification.</li>
    <li>The program counter <code>pc</code>. This register contains the address of the
        current instruction. Its reset value is zero and it is always a multiple of 4.</li>
    <li>The machine exception program counter <code>mepc</code>. This register
        receives the return address when a machine-level exception occurs.</li>
</ul>

<h2 id="memory">Memory organization</h2>

<p>Data formats for memory load and store instructions follow these conventions:</p>

<table>
    <tr>
        <th>Name</th>
        <th>Data size (bits)</th>
        <th>Address is a multiple of</th>
    </tr>
    <tr>
        <td>Byte (<code>B</code>)</td>      <td>8</td>  <td>1</td>
    </tr>
    <tr>
        <td>Half word (<code>H</code>)</td> <td>16</td> <td>2</td>
    </tr>
    <tr>
        <td>Word (<code>W</code>)</td>      <td>32</td> <td>4</td>
    </tr>
</table>

<p>In memory, 16-bit and 32-bit data will follow the <a href="https://en.wikipedia.org/wiki/Endianness">little-endian</a>
ordering.</p>

<p>The following two addresses have a specific role:</p>

<ul>
    <li>On reset, execution starts at adress 0.
    At this address, we will typically find a branch instruction to the beginning of the program.</li>
    <li>At address 4, Virgule expects to find the interrupt handler.</li>
</ul>

<h2 id="interrupts">Interrupts</h2>

<p>Virgule implements a simple hardware interrupt scheme in the <em>machine</em>
privilege mode.
There is no interrupt control or status register in the processor core itself.</p>

<p>When it receives an interrupt request, Virgule performs the following operations:</p>

<ol>
    <li>Complete the current instruction.</li>
    <li>Switch to an uninterruptible state.</li>
    <li>Set <code>mepc</code> to the address of the next instruction.</li>
    <li>Set <code>pc</code> to 4, which will transfer control to the interrupt handler.</li>
</ol>

<p>Returning from an interrupt handler is done with the <code>mret</code> instruction.
This instruction has the following effect:</p>

<ol>
    <li>Copy <code>mepc</code> to <code>pc</code>.</li>
    <li>Switch to an interruptible state.</li>
</ol>

<h2 id="instructions">Instruction set</h2>

<p>In the following table:</p>

<ul>
    <li><code>{rd}</code> is the number of the destination register.
    <li><code>{rs1}</code> and <code>{rs2}</code> are the numbers of the sources registers.
    <li><code>{imm}</code> is a literal (immediate) integer value.
</ul>

<table>
    <tr><th>Instruction</th>                         <th>Syntax</th>                                  <th>Operation</th></tr>
    <tr><td>Load Upper Immediate</td>                <td><code>LUI x{rd}, {imm}</code></td>           <td><code>x{rd} ← imm</code></td></tr>
    <tr><td>Add Upper Immediate to PC</td>           <td><code>AUIPC x{rd}, {imm}</code></td>         <td><code>x{rd} ← pc + imm</code></td></tr>
    <tr><td>Jump And Link</td>                       <td><code>JAL x{rd}, {imm}</code></td>           <td><code>x{rd} ← pc + 4; pc ← pc + imm</code></td></tr>
    <tr><td>Jump And Link Register</td>              <td><code>JALR x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← pc + 4; pc ← x{rs1} + imm</code></td></tr>
    <tr><td>Branch if Equal</td>                     <td><code>BEQ x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if x{rs1} = x{rs2}:
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Branch if Not Equal</td>                 <td><code>BNE x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if x{rs1} ≠ x{rs2}:
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Branch if Less Than</td>                 <td><code>BLT x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if signed(x{rs1}) &lt; signed(x{rs2}):
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Branch if Greater or Equal</td>          <td><code>BGE x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if signed(x{rs1}) ≥ signed(x{rs2}):
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Branch if Less Than Unsigned</td>        <td><code>BLTU x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if unsigned(x{rs1}) &lt; unsigned(x{rs2}):
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Branch if Greater or Equal Unsigned</td> <td><code>BGEU x{rs1}, x{rs2}, {imm}</code></td>
<td><pre>
if unsigned(x{rs1}) ≥ unsigned(x{rs2}):
    pc ← pc + imm
else:
    pc ← pc + 4
</pre></td></tr>
    <tr><td>Load Byte</td>                           <td><code>LB x{rd}, {imm}(x{rs1})</code></td>    <td><code>x{rd} ← signed(mem[x{rs1}])</code></td></tr>
    <tr><td>Load Half word</td>                      <td><code>LH x{rd}, {imm}(x{rs1})</code></td>    <td><code>x{rd} ← signed(mem[x{rs1}:x{rs1}+1])</code></td></tr>
    <tr><td>Load Word</td>                           <td><code>LW x{rd}, {imm}(x{rs1})</code></td>    <td><code>x{rd} ← signed(mem[x{rs1}:x{rs1}+3])</code></td></tr>
    <tr><td>Load Byte Unsigned</td>                  <td><code>LBU x{rd}, {imm}(x{rs1})</code></td>   <td><code>x{rd} ← unsigned(mem[x{rs1}])</code></td></tr>
    <tr><td>Load Half word Unsigned</td>             <td><code>LHU x{rd}, {imm}(x{rs1})</code></td>   <td><code>x{rd} ← unsigned(mem[x{rs1}:x{rs1}+1])</code></td></tr>
    <tr><td>Store Byte</td>                          <td><code>SB x{rs2}, {imm}(x{rs1})</code></td>   <td><code>mem[x{rs1}] ← x{rs2}[7:0]</code></td></tr>
    <tr><td>Store Half word</td>                     <td><code>SH x{rs2}, {imm}(x{rs1})</code></td>   <td><code>mem[x{rs1}:x{rs1}+1] ← x{rs2}[15:0]</code></td></tr>
    <tr><td>Store Word</td>                          <td><code>SW x{rs2}, {imm}(x{rs1})</code></td>   <td><code>mem[x{rs1}:x{rs1}+3] ← x{rs2}</code></td></tr>
    <tr><td>Add Immediate</td>                       <td><code>ADDI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} + imm</code></td></tr>
    <tr><td>Shift Left Logical Immediate</td>        <td><code>SLLI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} sll imm</code></td></tr>
    <tr><td>Set on Less Than Immediate</td>          <td><code>SLTI x{rd}, x{rs1}, {imm}</code></td>
<td><pre>
if signed(x{rs1}) &lt; signed(imm):
    x{rd} ← 1
else:
    x{rd} ← 0
</pre></td></tr>
    <tr><td>Set on Less Than Immediate Unsigned</td> <td><code>SLTIU x{rd}, x{rs1}, {imm}</code></td>
<td><pre>
if unsigned(x{rs1}) &lt; unsigned(imm):
    x{rd} ← 1
else:
    x{rd} ← 0
</pre></td></tr>
    <tr><td>Exclusive Or Immediate</td>              <td><code>XORI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} xor imm</code></td></tr>
    <tr><td>Shift Right Logical Immediate</td>       <td><code>SRLI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} srl imm</code></td></tr>
    <tr><td>Shift Right Arithmetic Immediate</td>    <td><code>SRAI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} sra imm</code></td></tr>
    <tr><td>Or Immediate</td>                        <td><code>ORI x{rd}, x{rs1}, {imm}</code></td>   <td><code>x{rd} ← x{rs1} or imm</code></td></tr>
    <tr><td>And Immediate</td>                       <td><code>ANDI x{rd}, x{rs1}, {imm}</code></td>  <td><code>x{rd} ← x{rs1} and imm</code></td></tr>
    <tr><td>Add</td>                                 <td><code>ADD x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} + x{rs2}</code></td></tr>
    <tr><td>Subtract</td>                            <td><code>SUB x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} - x{rs2}</code></td></tr>
    <tr><td>Shift Left Logical</td>                  <td><code>SLL x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} sll x{rs2}</code></td></tr>
    <tr><td>Set on Less Than</td>                    <td><code>SLT x{rd}, x{rs1}, x{rs2}</code></td>
<td><pre>
if signed(x{rs1}) &lt; signed(x{rs2}):
    x{rd} ← 1
else:
    x{rd} ← 0
</pre></td></tr>
    <tr><td>Set on Less Than Unsigned</td>           <td><code>SLTU x{rd}, x{rs1}, x{rs2}</code></td>
<td><pre>
if unsigned(x{rs1}) &lt; unsigned(x{rs2}):
    x{rd} ← 1
else:
    x{rd} ← 0
</pre></td></tr>
    <tr><td>Exclusive Or</td>                        <td><code>XOR x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} xor x{rs2}</code></td></tr>
    <tr><td>Shift Right Logical</td>                 <td><code>SRL x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} srl x{rs2}[4:0]</code></td></tr>
    <tr><td>Shift Right Arithmetic</td>              <td><code>SRA x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} sra x{rs2}[4:0]</code></td></tr>
    <tr><td>Or</td>                                  <td><code>OR x{rd}, x{rs1}, x{rs2}</code></td>   <td><code>x{rd} ← x{rs1} or x{rs2}</code></td></tr>
    <tr><td>And</td>                                 <td><code>AND x{rd}, x{rs1}, x{rs2}</code></td>  <td><code>x{rd} ← x{rs1} and x{rs2}</code></td></tr>
    <tr><td>Machine Return</td>                      <td><code>MRET</code></td>                       <td><code>pc ← mepc</code></td></tr>
</table>

<p>In the above table, logical and shift operations have the following meanings:</p>

<table>
    <tr><th>Operator</th>         <th>Effect</th></tr>
    <tr><td><code>and</code></td> <td>Bitwise <em>and</em></td></tr>
    <tr><td><code>or</code></td>  <td>Bitwise <em>or</em></td></tr>
    <tr><td><code>xor</code></td> <td>Bitwise <em>exclusive or</em></td></tr>
    <tr><td><code>sll</code></td> <td>Logical shift left</td></tr>
    <tr><td><code>srl</code></td> <td>Logical shift right</td></tr>
    <tr><td><code>sra</code></td> <td>Arithmetic shift right (with sign extension)</td></tr>
</table>

<h2 id="encoding">Instruction encoding</h2>

<h3>Instruction formats</h3>

<p>An instruction word can be composed of the following fields:</p>

<ul>
    <li><code>funct7</code>, <code>funct3</code> and <code>opcode</code> define the operation to perform;
    <li><code>imm</code> represents a literal (immediate) integer value;
    <li><code>rs1</code> and <code>rs2</code> are the source register numbers;
    <li><code>rd</code> is the destination register number.
</ul>

<p>The RISC-V instruction set defines six instruction formats:</p>

<table>
    <tr><th>Format / Bits</th>  <th>31:25</th> <th>24:20</th>            <th>19:15</th>                    <th>14:12</th>                   <th>11:7</th>                    <th>6:0</th></tr>
    <tr><td><code>R</code></td> <td><code>funct7</code></td>             <td><code>rs2</code></td>         <td><code>rs1</code></td>        <td><code>funct3</code></td>     <td><code>rd</code></td>          <td><code>opcode</code></td></tr>
    <tr><td><code>I</code></td> <td><code>imm[11:5]`/`funct7</code></td> <td><code>imm[4:0]</code></td>    <td><code>rs1</code></td>        <td><code>funct3</code></td>     <td><code>rd</code></td>          <td><code>opcode</code></td></tr>
    <tr><td><code>S</code></td> <td><code>imm[11:5]</code></td>          <td><code>rs2</code></td>         <td><code>rs1</code></td>        <td><code>funct3</code></td>     <td><code>imm[4:0]</code></td>    <td><code>opcode</code></td></tr>
    <tr><td><code>B</code></td> <td><code>imm[12,10:5]</code></td>       <td><code>rs2</code></td>         <td><code>rs1</code></td>        <td><code>funct3</code></td>     <td><code>imm[4:1,11]</code></td> <td><code>opcode</code></td></tr>
    <tr><td><code>U</code></td> <td><code>imm[31:25]</code></td>         <td><code>imm[24:20]</code></td>  <td><code>imm[19:15]</code></td> <td><code>imm[14:12]</code></td> <td><code>rd</code></td>          <td><code>opcode</code></td></tr>
    <tr><td><code>J</code></td> <td><code>imm[20,10:5]</code></td>       <td><code>imm[4:1,11]</code></td> <td><code>imm[19:15]</code></td> <td><code>imm[14:12]</code></td> <td><code>rd</code></td>          <td><code>opcode</code></td></tr>
</table>

<p>Immediate values are sign-extended to 32 bits.
When they are not included in the <code>imm</code> field, the least significant bits are 0.</p>

<p>In the specification, formats <code>B</code> and <code>J</code> are described
as variants of formats <code>S</code> and <code>U</code>.
In formats <code>B</code> and <code>J</code>, immediate values represent offsets
in relative branch instructions.
They are encoded so that they share most of their bits with other formats
while preserving their most significant bit at location 31 of the instruction word.</p>

<p>The following table shows the mapping between the bits of the instruction word
and the bits of the immediate values:</p>

<table>
<tr><th>Format</th>         <th><code>imm[31:25]</code></th>  <th><code>imm[24:21]</code></th>  <th><code>imm[20]</code></th>  <th><code>imm[19:15]</code></th>  <th><code>imm[14:12]</code></th>  <th><code>imm[11]</code></th>  <th><code>imm[10:5]</code></th>   <th><code>imm[4:1]</code></th>     <th><code>imm[0]</code></th></tr>
<tr><td><code>I</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[30:25]</code></td> <td><code>inst[24:21]</code></td>  <td><code>inst[20]</code></td></tr>
<tr><td><code>S</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[30:25]</code></td> <td><code>inst[11:8]</code></td>   <td><code>inst[7]</code></td></tr>
<tr><td><code>B</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[7]</code></td>  <td><code>inst[30:25]</code></td> <td><code>inst[11:8]</code></td>   <td>0</td></tr>
<tr><td><code>U</code></td> <td><code>inst[31:25]</code></td> <td><code>inst[24:21]</code></td> <td><code>inst[20]</code></td> <td><code>inst[19:15]</code></td> <td><code>inst[14:12]</code></td> <td>0</td>                     <td>0</td>                        <td>0</td>                         <td>0</td></tr>
<tr><td><code>J</code></td> <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td>    <td><code>inst[31]</code></td> <td><code>inst[19:15]</code></td> <td><code>inst[14:12]</code></td> <td><code>inst[20]</code></td> <td><code>inst[30:25]</code></td> <td><code>inst[24:21]</code></td>  <td>0</td></tr>
</table>

<h3>Base opcodes</h3>

<p>The following table represents the main opcodes of the RISC-V instruction set
that were kept in Virgule.
Each opcode corresponds to an instruction format.</p>

<table>
<tr><th><code>inst[6:0]</code></th> <th>Name</th>                <th>Format</th></tr>
<tr><td>0000011</td>                <td><code>LOAD</code></td>   <td><code>I</code></td></tr>
<tr><td>0010011</td>                <td><code>OP-IMM</code></td> <td><code>I</code></td></tr>
<tr><td>0010111</td>                <td><code>AUIPC</code></td>  <td><code>U</code></td></tr>
<tr><td>0100011</td>                <td><code>STORE</code></td>  <td><code>S</code></td></tr>
<tr><td>0110011</td>                <td><code>OP</code></td>     <td><code>R</code></td></tr>
<tr><td>0110111</td>                <td><code>LUI</code></td>    <td><code>U</code></td></tr>
<tr><td>1100011</td>                <td><code>BRANCH</code></td> <td><code>B</code></td></tr>
<tr><td>1100111</td>                <td><code>JALR</code></td>   <td><code>I</code></td></tr>
<tr><td>1101111</td>                <td><code>JAL</code></td>    <td><code>J</code></td></tr>
<tr><td>1110011</td>                <td><code>SYSTEM</code></td> <td><code>I</code></td></tr>
</table>

<h3>Field values for each instruction</h3>

<p>When decoding an instruction word, Virgule uses the following fields to
identify the actual instruction.
In this table, the <code>opcode</code> column refers to the
names from the base opcode table above.</p>

<table>
<tr><th>Instruction</th>       <th><code>opcode</code></th> <th><code>funct3</code></th> <th><code>funct7</code></th> <th><code>rs2</code></th></tr>
<tr><td><code>LUI</code></td>  <td><code>LUI</code></td>    <td>&mdash;</td>             <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>AUIPC</code></td><td><code>AUIPC</code></td>  <td>&mdash;</td>             <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>JAL</code></td>  <td><code>JAL</code></td>    <td>&mdash;</td>             <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>JALR</code></td> <td><code>JALR</code></td>   <td>000</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BEQ</code></td>  <td><code>BRANCH</code></td> <td>000</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BNE</code></td>  <td><code>BRANCH</code></td> <td>001</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BLT</code></td>  <td><code>BRANCH</code></td> <td>100</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BGE</code></td>  <td><code>BRANCH</code></td> <td>101</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BLTU</code></td> <td><code>BRANCH</code></td> <td>110</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>BGEU</code></td> <td><code>BRANCH</code></td> <td>111</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>LB</code></td>   <td><code>LOAD</code></td>   <td>000</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>LH</code></td>   <td><code>LOAD</code></td>   <td>001</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>LW</code></td>   <td><code>LOAD</code></td>   <td>010</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>LBU</code></td>  <td><code>LOAD</code></td>   <td>100</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>LHU</code></td>  <td><code>LOAD</code></td>   <td>101</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SB</code></td>   <td><code>STORE</code></td>  <td>000</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SH</code></td>   <td><code>STORE</code></td>  <td>001</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SW</code></td>   <td><code>STORE</code></td>  <td>010</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>ADDI</code></td> <td><code>OP-IMM</code></td> <td>000</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SLLI</code></td> <td><code>OP-IMM</code></td> <td>001</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SLTI</code></td> <td><code>OP-IMM</code></td> <td>010</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SLTIU</code></td><td><code>OP-IMM</code></td> <td>011</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>XORI</code></td> <td><code>OP-IMM</code></td> <td>100</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>SRLI</code></td> <td><code>OP-IMM</code></td> <td>101</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SRAI</code></td> <td><code>OP-IMM</code></td> <td>101</td>                 <td>0100000</td>             <td>&mdash;</td></tr>
<tr><td><code>ORI</code></td>  <td><code>OP-IMM</code></td> <td>110</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>ANDI</code></td> <td><code>OP-IMM</code></td> <td>111</td>                 <td>&mdash;</td>             <td>&mdash;</td></tr>
<tr><td><code>ADD</code></td>  <td><code>OP</code></td>     <td>000</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SUB</code></td>  <td><code>OP</code></td>     <td>000</td>                 <td>0100000</td>             <td>&mdash;</td></tr>
<tr><td><code>SLL</code></td>  <td><code>OP</code></td>     <td>001</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SLT</code></td>  <td><code>OP</code></td>     <td>010</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SLTU</code></td> <td><code>OP</code></td>     <td>011</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>XOR</code></td>  <td><code>OP</code></td>     <td>100</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SRL</code></td>  <td><code>OP</code></td>     <td>101</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>SRA</code></td>  <td><code>OP</code></td>     <td>101</td>                 <td>0100000</td>             <td>&mdash;</td></tr>
<tr><td><code>OR</code></td>   <td><code>OP</code></td>     <td>110</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>AND</code></td>  <td><code>OP</code></td>     <td>111</td>                 <td>0000000</td>             <td>&mdash;</td></tr>
<tr><td><code>MRET</code></td> <td><code>SYSTEM</code></td> <td>000</td>                 <td>0011000</td>             <td>00010</td></tr>
</table>

<footer>
This document is licensed under a
<a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.
</footer>
