INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registro_srl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity medio_periodo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity detector_flancos
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_8_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unidad_operativa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity unidad_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_16_entradas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcuart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bin_to_hex
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biestable_D_1_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity biestable_D_8_bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bbfifo_16x8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2_entradas
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity picocode_s7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tx
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selec_16_salidas_con_reg_y_mem_esc_lect
WARNING: [VRFC 10-280] actual for formal port enable is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:123]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity selec_16_entradas_con_reg_y_bypass
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity picoblaze3_empotrado_s7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity transmisor_spi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Generador_CE_1KHz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FD8C3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_lut
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity generador_baudios
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sistema_entero
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:368]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:377]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:386]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:395]
WARNING: [VRFC 10-280] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:405]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sim_1/imports/new/testbench_sistema_entero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity testbench_sistema_entero
