# Loading project presynth_watchchip
# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim . 
# Start time: 15:03:07 on Nov 23,2023
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:03:08 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of bcdToSeg7.v was successful.
# Compile of binToBCD.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:03:28 on Nov 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/stateController/stateController.v(99): (vopt-8884) Illegal output port connection for 'Q' (4th connection) to reg type. 
# Optimization failed
# Error loading design
# End time: 15:03:29 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of WatchChip.v was successful.
# Compile of WatchChip_tb.v was successful.
# Compile of bcdToSeg7.v was successful.
# Compile of binToBCD.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:04:26 on Nov 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
add wave -position insertpoint sim:/WatchChipTb/*
add wave -position insertpoint  \
sim:/WatchChipTb/watch/t_seconds \
sim:/WatchChipTb/watch/t_minutes \
sim:/WatchChipTb/watch/t_hours
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.WatchChipTb(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# Compile of soc_top.v was successful.
# Compile of soc_top_tb.v was successful.
# Compile of padlib_tsmc180.v was successful.
# Compile of sclib_tsmc180.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.WatchChipTb -voptargs=+acc
# End time: 15:14:00 on Nov 23,2023, Elapsed time: 0:09:34
# Errors: 0, Warnings: 4
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:14:00 on Nov 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'WatchChipTb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ns  Iteration: 0  Instance: /WatchChipTb/watch/clk_pad File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/verilog/padlib_tsmc180.v
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# Error loading design
# End time: 15:14:01 on Nov 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of soc_top_tb.v was successful.
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:14:28 on Nov 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
add wave -position insertpoint sim:/WatchChipTb/*
add wave -position insertpoint  \
sim:/WatchChipTb/watch/chip/t_seconds \
sim:/WatchChipTb/watch/chip/t_minutes \
sim:/WatchChipTb/watch/chip/t_hours \
sim:/WatchChipTb/watch/chip/sw_seconds \
sim:/WatchChipTb/watch/chip/sw_minutes \
sim:/WatchChipTb/watch/chip/sw_hours
run -all
add wave -position insertpoint  \
sim:/WatchChipTb/watch/h1_PADS \
sim:/WatchChipTb/watch/h0_PADS \
sim:/WatchChipTb/watch/m1_PADS \
sim:/WatchChipTb/watch/m0_PADS \
sim:/WatchChipTb/watch/s1_PADS \
sim:/WatchChipTb/watch/s0_PADS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
run -all
add wave -position insertpoint sim:/WatchChipTb/watch/light_pad/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
run -all
add wave -position insertpoint  \
sim:/WatchChipTb/watch/h1_PAD_0 \
sim:/WatchChipTb/watch/h1_PAD_1 \
sim:/WatchChipTb/watch/h1_PAD_2 \
sim:/WatchChipTb/watch/h1_PAD_3 \
sim:/WatchChipTb/watch/h1_PAD_4 \
sim:/WatchChipTb/watch/h1_PAD_5 \
sim:/WatchChipTb/watch/h1_PAD_6 \
sim:/WatchChipTb/watch/h0_PAD_0 \
sim:/WatchChipTb/watch/h0_PAD_1 \
sim:/WatchChipTb/watch/h0_PAD_2 \
sim:/WatchChipTb/watch/h0_PAD_3 \
sim:/WatchChipTb/watch/h0_PAD_4 \
sim:/WatchChipTb/watch/h0_PAD_5 \
sim:/WatchChipTb/watch/h0_PAD_6 \
sim:/WatchChipTb/watch/m1_PAD_0 \
sim:/WatchChipTb/watch/m1_PAD_1 \
sim:/WatchChipTb/watch/m1_PAD_2 \
sim:/WatchChipTb/watch/m1_PAD_3 \
sim:/WatchChipTb/watch/m1_PAD_4 \
sim:/WatchChipTb/watch/m1_PAD_5 \
sim:/WatchChipTb/watch/m1_PAD_6 \
sim:/WatchChipTb/watch/m0_PAD_0 \
sim:/WatchChipTb/watch/m0_PAD_1 \
sim:/WatchChipTb/watch/m0_PAD_2 \
sim:/WatchChipTb/watch/m0_PAD_3 \
sim:/WatchChipTb/watch/m0_PAD_4 \
sim:/WatchChipTb/watch/m0_PAD_5 \
sim:/WatchChipTb/watch/m0_PAD_6 \
sim:/WatchChipTb/watch/s1_PAD_0 \
sim:/WatchChipTb/watch/s1_PAD_1 \
sim:/WatchChipTb/watch/s1_PAD_2 \
sim:/WatchChipTb/watch/s1_PAD_3 \
sim:/WatchChipTb/watch/s1_PAD_4 \
sim:/WatchChipTb/watch/s1_PAD_5 \
sim:/WatchChipTb/watch/s1_PAD_6 \
sim:/WatchChipTb/watch/s0_PAD_0 \
sim:/WatchChipTb/watch/s0_PAD_1 \
sim:/WatchChipTb/watch/s0_PAD_2 \
sim:/WatchChipTb/watch/s0_PAD_3 \
sim:/WatchChipTb/watch/s0_PAD_4 \
sim:/WatchChipTb/watch/s0_PAD_5 \
sim:/WatchChipTb/watch/s0_PAD_6
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
run -all
add wave -position insertpoint WatchChipTb/watch/s1_pad_0/*
# Compile of soc_top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 30
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 31
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 32
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 33
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 34
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 35
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h1_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 36
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 38
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 39
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 40
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 41
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 42
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 43
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/h0_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 44
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 46
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 47
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 48
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 49
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 50
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 51
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m1_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 52
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 54
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 55
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 56
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 57
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 58
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 59
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/m0_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 60
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 62
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 63
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 64
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 65
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 66
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 67
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s1_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 68
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_0 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 70
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_1 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 71
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_2 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 72
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_3 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 73
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_4 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 74
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_5 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 75
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'pad'.
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/s0_pad_6 File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 76
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# Compile of soc_top.v was successful.
restart
# No Design Loaded!
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:14:28 on Nov 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'min_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_inc'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'hour_dec'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/digital_clock/digital_clock_time.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/stopwatch File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 70
# Compile of WatchChip.v was successful.
# Compile of bcdToSeg7.v was successful.
# Compile of binToBCD.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of soc_top.v was successful.
# Compile of soc_top_tb.v was successful.
# Compile of padlib_tsmc180.v was successful.
# Compile of sclib_tsmc180.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
run -all
# Compile of soc_top.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'h1'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 117
run -all
# Compile of soc_top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 'h1' not found in module 'soc_top' (8th connection).
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 'h0' not found in module 'soc_top' (9th connection).
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 'm1' not found in module 'soc_top' (10th connection).
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 'm0' not found in module 'soc_top' (11th connection).
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 's1' not found in module 'soc_top' (12th connection).
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/soc_top_tb.v(16): (vopt-2912) Port 's0' not found in module 'soc_top' (13th connection).
# Optimization failed
# Compile of soc_top_tb.v was successful.
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:14:28 on Nov 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'h1'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip File: /home/u1224540/5710/Project/genus/HDL/RTL/soc_top.v Line: 160
# Compile of soc_top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
run -all
# Compile of WatchChip.v was successful.
# Compile of soc_top.v was successful.
# Compile of soc_top_tb.v was successful.
# 3 compiles, 0 failed with no errors.
vsim work.WatchChipTb -voptargs=+acc
# End time: 15:54:17 on Nov 23,2023, Elapsed time: 0:39:49
# Errors: 78, Warnings: 0
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:54:17 on Nov 23,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_s1'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_m1'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_h1'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_s2'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_m2'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'display_h2'. The port definition is at: /home/u1224540/5710/Project/genus/HDL/RTL/7seg/Seg7Dsiplay.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /WatchChipTb/watch/chip/displayer File: /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v Line: 126
# Compile of WatchChip.v was successful.
# Compile of bcdToSeg7.v was successful.
# Compile of binToBCD.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of soc_top.v was successful.
# Compile of soc_top_tb.v was successful.
# Compile of padlib_tsmc180.v was successful.
# Compile of sclib_tsmc180.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
add wave -position insertpoint sim:/WatchChipTb/*
run -all
# Compile of WatchChip.v was successful.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_s2' (11th connection) to reg type. 
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_s1' (12th connection) to reg type. 
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_m2' (13th connection) to reg type. 
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_m1' (14th connection) to reg type. 
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_h2' (15th connection) to reg type. 
# ** Error (suppressible): /home/u1224540/5710/Project/genus/HDL/RTL/WatchChip/WatchChip.v(145): (vopt-8884) Illegal output port connection for 'display_h1' (16th connection) to reg type. 
# Optimization failed
# Compile of Seg7Dsiplay.v failed with 58 errors.
# Compile of Seg7Dsiplay.v was successful.
# Compile of WatchChip.v was successful.
# Compile of bcdToSeg7.v was successful.
# Compile of binToBCD.v was successful.
# Compile of Seg7Dsiplay.v was successful.
# Compile of backlight.v was successful.
# Compile of clk_divider.v was successful.
# Compile of digital_clock_time.v was successful.
# Compile of stateController.v was successful.
# Compile of soc_top.v was successful.
# Compile of soc_top_tb.v was successful.
# Compile of padlib_tsmc180.v was successful.
# Compile of sclib_tsmc180.v was successful.
# 12 compiles, 0 failed with no errors.
restart
# No Design Loaded!
vsim work.WatchChipTb -voptargs=+acc
# vsim work.WatchChipTb -voptargs="+acc" 
# Start time: 15:54:17 on Nov 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
add wave -position insertpoint sim:/WatchChipTb/watch/*
run -all
# Compile of soc_top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.WatchChipTb(fast)
# Loading work.soc_top(fast)
# Loading work.pad_in(fast)
# Loading work.pad_out(fast)
# Loading work.WatchChip(fast)
# Loading work.clk_divider(fast)
# Loading work.watch_fsm(fast)
# Loading work.FlipFlop(fast)
# Loading work.Digital_Clock(fast)
# Loading work.Seg7Display(fast)
# Loading work.binToBCD(fast)
# Loading work.bcdToSeg7(fast)
# Loading work.backlight_controller(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/h1_PADS'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/h0_PADS'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/m1_PADS'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/m0_PADS'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/s1_PADS'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/WatchChipTb/watch/s0_PADS'. 
run -all
# End time: 16:04:15 on Nov 23,2023, Elapsed time: 0:09:58
# Errors: 82, Warnings: 0
