// ======================================================================
// BabyRoomWatcher.v generated from TopDesign.cysch
// 04/14/2017 at 21:15
// This file is auto generated. ANY EDITS YOU MAKE MAY BE LOST WHEN THIS FILE IS REGENERATED!!!
// ======================================================================

`define CYDEV_CHIP_FAMILY_PSOC3 1
`define CYDEV_CHIP_FAMILY_PSOC4 2
`define CYDEV_CHIP_FAMILY_PSOC5 3
`define CYDEV_CHIP_FAMILY_FM0P 4
`define CYDEV_CHIP_FAMILY_FM3 5
`define CYDEV_CHIP_FAMILY_FM4 6
`define CYDEV_CHIP_FAMILY_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_UNKNOWN 0
`define CYDEV_CHIP_MEMBER_3A 1
`define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
`define CYDEV_CHIP_REVISION_3A_ES3 3
`define CYDEV_CHIP_REVISION_3A_ES2 1
`define CYDEV_CHIP_REVISION_3A_ES1 0
`define CYDEV_CHIP_MEMBER_4G 2
`define CYDEV_CHIP_REVISION_4G_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4G_ES 17
`define CYDEV_CHIP_REVISION_4G_ES2 33
`define CYDEV_CHIP_MEMBER_4U 3
`define CYDEV_CHIP_REVISION_4U_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4E 4
`define CYDEV_CHIP_REVISION_4E_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4O 5
`define CYDEV_CHIP_REVISION_4O_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4N 6
`define CYDEV_CHIP_REVISION_4N_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4Q 7
`define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4D 8
`define CYDEV_CHIP_REVISION_4D_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4J 9
`define CYDEV_CHIP_REVISION_4J_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4K 10
`define CYDEV_CHIP_REVISION_4K_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4H 11
`define CYDEV_CHIP_REVISION_4H_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4A 12
`define CYDEV_CHIP_REVISION_4A_PRODUCTION 17
`define CYDEV_CHIP_REVISION_4A_ES0 17
`define CYDEV_CHIP_MEMBER_4F 13
`define CYDEV_CHIP_REVISION_4F_PRODUCTION 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0
`define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0
`define CYDEV_CHIP_MEMBER_4P 14
`define CYDEV_CHIP_REVISION_4P_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4M 15
`define CYDEV_CHIP_REVISION_4M_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4L 16
`define CYDEV_CHIP_REVISION_4L_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4I 17
`define CYDEV_CHIP_REVISION_4I_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_4C 18
`define CYDEV_CHIP_REVISION_4C_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_5B 19
`define CYDEV_CHIP_REVISION_5B_PRODUCTION 0
`define CYDEV_CHIP_REVISION_5B_ES0 0
`define CYDEV_CHIP_MEMBER_5A 20
`define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
`define CYDEV_CHIP_REVISION_5A_ES1 1
`define CYDEV_CHIP_REVISION_5A_ES0 0
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23
`define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_FM3 24
`define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0
`define CYDEV_CHIP_MEMBER_FM4 25
`define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0
`define CYDEV_CHIP_FAMILY_USED 2
`define CYDEV_CHIP_MEMBER_USED 17
`define CYDEV_CHIP_REVISION_USED 0
// Component: cy_analog_virtualmux_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v"
`endif

// Component: Bus_Connect_v2_40
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v"
`endif

// Component: ZeroTerminal
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v"
`endif

// Component: cy_virtualmux_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v"
`endif

// Component: or_v1_0
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v"
`endif

// Component: cy_vref_v1_70
`ifdef CY_BLK_DIR
`undef CY_BLK_DIR
`endif

`ifdef WARP
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v"
`else
`define CY_BLK_DIR "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70"
`include "C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v"
`endif

// Scan_ADC_v1_20(AclkMuxSelect=1, Config0=<?xml version="1.0" encoding="utf-16"?><CyConfigModel xmlns:Version="1_20"><SampleRateEditor>true</SampleRateEditor><SampleRate>10000</SampleRate><FreeRunning>true</FreeRunning><UseSoc>false</UseSoc><VrefBypass>false</VrefBypass><VrefSource>VREFSOURCE_VBGR</VrefSource><VrefVoltage>1.2</VrefVoltage><VnegSource>VNEGSOURCE_VREFSHORT</VnegSource><DiffResultFormat>SIGNED_FORMAT</DiffResultFormat><SingleEndedResultFormat>SIGNED_FORMAT</SingleEndedResultFormat><SamplesAveraged>TWO_SAMPLES</SamplesAveraged><AveragingMode>SEQUENTIAL_AVG</AveragingMode><AlternateResolution>EIGHT_BIT</AlternateResolution><CompareMode>LESS_THAN</CompareMode><LowLimit>512</LowLimit><HighLimit>3584</HighLimit><NumChannels>4</NumChannels><ChannelList><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>60938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>0</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel></ChannelList><ApertureTimers><int>98</int><int>2</int><int>2</int><int>2</int></ApertureTimers><AdcClockDivider>15</AdcClockDivider><FilterType>LOW_PASS</FilterType><FilterDown3OrCenter>100</FilterDown3OrCenter><FilterWidthOrNotch>300</FilterWidthOrNotch><FilterSample>1000</FilterSample><FilterUabStartDelay>0</FilterUabStartDelay><FilterUabClockDivider>0</FilterUabClockDivider><UabCaps><Gain>0</Gain><C1>0</C1><C2>0</C2><C3>0</C3><C4>0</C4><CA>0</CA><CB>0</CB><CP>0</CP><CPP>0</CPP><CPPP>0</CPPP></UabCaps><ActualSampleRate>10000</ActualSampleRate><ActualAdcClockHz>1600000</ActualAdcClockHz><ActualScanUs>100</ActualScanUs></CyConfigModel>, Config1=<?xml version="1.0" encoding="utf-16"?><CyConfigModel xmlns:Version="1_20"><SampleRateEditor>true</SampleRateEditor><SampleRate>5000</SampleRate><FreeRunning>true</FreeRunning><UseSoc>false</UseSoc><VrefBypass>false</VrefBypass><VrefSource>VREFSOURCE_HALFVDDA</VrefSource><VrefVoltage>1.65</VrefVoltage><VnegSource>VNEGSOURCE_EXTERNAL</VnegSource><DiffResultFormat>SIGNED_FORMAT</DiffResultFormat><SingleEndedResultFormat>UNSIGNED_FORMAT</SingleEndedResultFormat><SamplesAveraged>TWO_SAMPLES</SamplesAveraged><AveragingMode>SEQUENTIAL_AVG</AveragingMode><AlternateResolution>EIGHT_BIT</AlternateResolution><CompareMode>LESS_THAN</CompareMode><LowLimit>512</LowLimit><HighLimit>3584</HighLimit><NumChannels>2</NumChannels><ChannelList><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>180938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>0</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel></ChannelList><ApertureTimers><int>290</int><int>2</int><int>2</int><int>2</int></ApertureTimers><AdcClockDivider>15</AdcClockDivider><FilterType>LOW_PASS</FilterType><FilterDown3OrCenter>10</FilterDown3OrCenter><FilterWidthOrNotch>500</FilterWidthOrNotch><FilterSample>1000</FilterSample><FilterUabStartDelay>0</FilterUabStartDelay><FilterUabClockDivider>0</FilterUabClockDivider><UabCaps><Gain>0</Gain><C1>0</C1><C2>0</C2><C3>0</C3><C4>0</C4><CA>0</CA><CB>0</CB><CP>0</CP><CPP>0</CPP><CPPP>0</CPPP></UabCaps><ActualSampleRate>5000</ActualSampleRate><ActualAdcClockHz>1600000</ActualAdcClockHz><ActualScanUs>200</ActualScanUs></CyConfigModel>, Config2=<?xml version="1.0" encoding="utf-16"?><CyConfigModel xmlns:Version="1_20"><SampleRateEditor>true</SampleRateEditor><SampleRate>5000</SampleRate><FreeRunning>true</FreeRunning><UseSoc>false</UseSoc><VrefBypass>false</VrefBypass><VrefSource>VREFSOURCE_HALFVDDA</VrefSource><VrefVoltage>1.65</VrefVoltage><VnegSource>VNEGSOURCE_EXTERNAL</VnegSource><DiffResultFormat>SIGNED_FORMAT</DiffResultFormat><SingleEndedResultFormat>UNSIGNED_FORMAT</SingleEndedResultFormat><SamplesAveraged>TWO_SAMPLES</SamplesAveraged><AveragingMode>SEQUENTIAL_AVG</AveragingMode><AlternateResolution>EIGHT_BIT</AlternateResolution><CompareMode>LESS_THAN</CompareMode><LowLimit>512</LowLimit><HighLimit>3584</HighLimit><NumChannels>2</NumChannels><ChannelList><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>180938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>0</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel></ChannelList><ApertureTimers><int>290</int><int>2</int><int>2</int><int>2</int></ApertureTimers><AdcClockDivider>15</AdcClockDivider><FilterType>LOW_PASS</FilterType><FilterDown3OrCenter>10</FilterDown3OrCenter><FilterWidthOrNotch>500</FilterWidthOrNotch><FilterSample>1000</FilterSample><FilterUabStartDelay>0</FilterUabStartDelay><FilterUabClockDivider>0</FilterUabClockDivider><UabCaps><Gain>0</Gain><C1>0</C1><C2>0</C2><C3>0</C3><C4>0</C4><CA>0</CA><CB>0</CB><CP>0</CP><CPP>0</CPP><CPPP>0</CPPP></UabCaps><ActualSampleRate>5000</ActualSampleRate><ActualAdcClockHz>1600000</ActualAdcClockHz><ActualScanUs>200</ActualScanUs></CyConfigModel>, Config3=<?xml version="1.0" encoding="utf-16"?><CyConfigModel xmlns:Version="1_20"><SampleRateEditor>true</SampleRateEditor><SampleRate>5000</SampleRate><FreeRunning>true</FreeRunning><UseSoc>false</UseSoc><VrefBypass>false</VrefBypass><VrefSource>VREFSOURCE_HALFVDDA</VrefSource><VrefVoltage>1.65</VrefVoltage><VnegSource>VNEGSOURCE_EXTERNAL</VnegSource><DiffResultFormat>SIGNED_FORMAT</DiffResultFormat><SingleEndedResultFormat>UNSIGNED_FORMAT</SingleEndedResultFormat><SamplesAveraged>TWO_SAMPLES</SamplesAveraged><AveragingMode>SEQUENTIAL_AVG</AveragingMode><AlternateResolution>EIGHT_BIT</AlternateResolution><CompareMode>LESS_THAN</CompareMode><LowLimit>512</LowLimit><HighLimit>3584</HighLimit><NumChannels>2</NumChannels><ChannelList><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>180938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>0</ApertureTimer></CyChannelModel><CyChannelModel><Enabled>true</Enabled><UseAltResolution>false</UseAltResolution><InputMode>DIFFERENTIAL_CHAN</InputMode><UseAveraging>false</UseAveraging><MinimumAcqTime>194</MinimumAcqTime><UseLimitInterrupt>false</UseLimitInterrupt><ActualAcqTime>938</ActualAcqTime><UseSaturationInterrupt>false</UseSaturationInterrupt><ApertureTimer>1</ApertureTimer></CyChannelModel></ChannelList><ApertureTimers><int>290</int><int>2</int><int>2</int><int>2</int></ApertureTimers><AdcClockDivider>15</AdcClockDivider><FilterType>LOW_PASS</FilterType><FilterDown3OrCenter>10</FilterDown3OrCenter><FilterWidthOrNotch>500</FilterWidthOrNotch><FilterSample>1000</FilterSample><FilterUabStartDelay>0</FilterUabStartDelay><FilterUabClockDivider>0</FilterUabClockDivider><UabCaps><Gain>0</Gain><C1>0</C1><C2>0</C2><C3>0</C3><C4>0</C4><CA>0</CA><CB>0</CB><CP>0</CP><CPP>0</CPP><CPPP>0</CPPP></UabCaps><ActualSampleRate>5000</ActualSampleRate><ActualAdcClockHz>1600000</ActualAdcClockHz><ActualScanUs>200</ActualScanUs></CyConfigModel>, Debug=false, ExternalClk=false, ExternalSoc=false, ExtVrefMuxSelect=2, FilterConfigMuxSelect_0=1, FilterConfigMuxSelect_1=1, FilterConfigMuxSelect_2=2, FilterConfigMuxSelect_3=3, FilterVinMuxSelect_1_0=3, FilterVinMuxSelect_2_0=2, FilterVinMuxSelect_2_1=0, FilterVinMuxSelect_3_0=1, FilterVinMuxSelect_3_1=0, FilterVinMuxSelect_3_2=0, IsFilterPresent=false, NumConfigs=1, SarmuxDiffMask=1111, SarmuxVinDiffWidth=4, SarmuxVinNegWidth=1, SarmuxVinPlusMuxSelect_0=0, SarmuxVinPlusMuxSelect_1=0, SarmuxVinPlusMuxSelect_10=0, SarmuxVinPlusMuxSelect_11=0, SarmuxVinPlusMuxSelect_12=0, SarmuxVinPlusMuxSelect_13=0, SarmuxVinPlusMuxSelect_14=0, SarmuxVinPlusMuxSelect_15=0, SarmuxVinPlusMuxSelect_16=0, SarmuxVinPlusMuxSelect_17=0, SarmuxVinPlusMuxSelect_18=0, SarmuxVinPlusMuxSelect_19=0, SarmuxVinPlusMuxSelect_2=0, SarmuxVinPlusMuxSelect_20=0, SarmuxVinPlusMuxSelect_21=0, SarmuxVinPlusMuxSelect_22=0, SarmuxVinPlusMuxSelect_23=0, SarmuxVinPlusMuxSelect_24=0, SarmuxVinPlusMuxSelect_25=0, SarmuxVinPlusMuxSelect_26=0, SarmuxVinPlusMuxSelect_27=0, SarmuxVinPlusMuxSelect_28=0, SarmuxVinPlusMuxSelect_29=0, SarmuxVinPlusMuxSelect_3=0, SarmuxVinPlusMuxSelect_30=0, SarmuxVinPlusMuxSelect_31=0, SarmuxVinPlusMuxSelect_32=0, SarmuxVinPlusMuxSelect_33=0, SarmuxVinPlusMuxSelect_34=0, SarmuxVinPlusMuxSelect_35=0, SarmuxVinPlusMuxSelect_36=0, SarmuxVinPlusMuxSelect_37=0, SarmuxVinPlusMuxSelect_38=0, SarmuxVinPlusMuxSelect_39=0, SarmuxVinPlusMuxSelect_4=0, SarmuxVinPlusMuxSelect_40=0, SarmuxVinPlusMuxSelect_41=0, SarmuxVinPlusMuxSelect_42=0, SarmuxVinPlusMuxSelect_43=0, SarmuxVinPlusMuxSelect_44=0, SarmuxVinPlusMuxSelect_45=0, SarmuxVinPlusMuxSelect_46=0, SarmuxVinPlusMuxSelect_47=0, SarmuxVinPlusMuxSelect_48=0, SarmuxVinPlusMuxSelect_49=0, SarmuxVinPlusMuxSelect_5=0, SarmuxVinPlusMuxSelect_50=0, SarmuxVinPlusMuxSelect_51=0, SarmuxVinPlusMuxSelect_52=0, SarmuxVinPlusMuxSelect_53=0, SarmuxVinPlusMuxSelect_54=0, SarmuxVinPlusMuxSelect_55=0, SarmuxVinPlusMuxSelect_56=0, SarmuxVinPlusMuxSelect_57=0, SarmuxVinPlusMuxSelect_58=0, SarmuxVinPlusMuxSelect_59=0, SarmuxVinPlusMuxSelect_6=0, SarmuxVinPlusMuxSelect_60=0, SarmuxVinPlusMuxSelect_61=0, SarmuxVinPlusMuxSelect_62=0, SarmuxVinPlusMuxSelect_63=0, SarmuxVinPlusMuxSelect_7=0, SarmuxVinPlusMuxSelect_8=0, SarmuxVinPlusMuxSelect_9=0, SocMuxSelect=1, Test_ConfigSpacing=15, Test_ExposeTestTerminals=false, VinMinusMuxSelect_0=0, VinMinusMuxSelect_1=0, VinMinusMuxSelect_10=1, VinMinusMuxSelect_11=1, VinMinusMuxSelect_12=1, VinMinusMuxSelect_13=1, VinMinusMuxSelect_14=1, VinMinusMuxSelect_15=1, VinMinusMuxSelect_16=1, VinMinusMuxSelect_17=1, VinMinusMuxSelect_18=1, VinMinusMuxSelect_19=1, VinMinusMuxSelect_2=0, VinMinusMuxSelect_20=1, VinMinusMuxSelect_21=1, VinMinusMuxSelect_22=1, VinMinusMuxSelect_23=1, VinMinusMuxSelect_24=1, VinMinusMuxSelect_25=1, VinMinusMuxSelect_26=1, VinMinusMuxSelect_27=1, VinMinusMuxSelect_28=1, VinMinusMuxSelect_29=1, VinMinusMuxSelect_3=0, VinMinusMuxSelect_30=1, VinMinusMuxSelect_31=1, VinMinusMuxSelect_32=1, VinMinusMuxSelect_33=1, VinMinusMuxSelect_34=1, VinMinusMuxSelect_35=1, VinMinusMuxSelect_36=1, VinMinusMuxSelect_37=1, VinMinusMuxSelect_38=1, VinMinusMuxSelect_39=1, VinMinusMuxSelect_4=1, VinMinusMuxSelect_40=1, VinMinusMuxSelect_41=1, VinMinusMuxSelect_42=1, VinMinusMuxSelect_43=1, VinMinusMuxSelect_44=1, VinMinusMuxSelect_45=1, VinMinusMuxSelect_46=1, VinMinusMuxSelect_47=1, VinMinusMuxSelect_48=1, VinMinusMuxSelect_49=1, VinMinusMuxSelect_5=1, VinMinusMuxSelect_50=1, VinMinusMuxSelect_51=1, VinMinusMuxSelect_52=1, VinMinusMuxSelect_53=1, VinMinusMuxSelect_54=1, VinMinusMuxSelect_55=1, VinMinusMuxSelect_56=1, VinMinusMuxSelect_57=1, VinMinusMuxSelect_58=1, VinMinusMuxSelect_59=1, VinMinusMuxSelect_6=1, VinMinusMuxSelect_60=1, VinMinusMuxSelect_61=1, VinMinusMuxSelect_62=1, VinMinusMuxSelect_63=1, VinMinusMuxSelect_7=1, VinMinusMuxSelect_8=1, VinMinusMuxSelect_9=1, VinNegMuxSelect_0=1, VinNegMuxSelect_1=1, VinNegMuxSelect_2=1, VinNegMuxSelect_3=1, VinPlusMuxSelect_0=0, VinPlusMuxSelect_1=0, VinPlusMuxSelect_10=1, VinPlusMuxSelect_11=1, VinPlusMuxSelect_12=1, VinPlusMuxSelect_13=1, VinPlusMuxSelect_14=1, VinPlusMuxSelect_15=1, VinPlusMuxSelect_16=1, VinPlusMuxSelect_17=1, VinPlusMuxSelect_18=1, VinPlusMuxSelect_19=1, VinPlusMuxSelect_2=0, VinPlusMuxSelect_20=1, VinPlusMuxSelect_21=1, VinPlusMuxSelect_22=1, VinPlusMuxSelect_23=1, VinPlusMuxSelect_24=1, VinPlusMuxSelect_25=1, VinPlusMuxSelect_26=1, VinPlusMuxSelect_27=1, VinPlusMuxSelect_28=1, VinPlusMuxSelect_29=1, VinPlusMuxSelect_3=0, VinPlusMuxSelect_30=1, VinPlusMuxSelect_31=1, VinPlusMuxSelect_32=1, VinPlusMuxSelect_33=1, VinPlusMuxSelect_34=1, VinPlusMuxSelect_35=1, VinPlusMuxSelect_36=1, VinPlusMuxSelect_37=1, VinPlusMuxSelect_38=1, VinPlusMuxSelect_39=1, VinPlusMuxSelect_4=1, VinPlusMuxSelect_40=1, VinPlusMuxSelect_41=1, VinPlusMuxSelect_42=1, VinPlusMuxSelect_43=1, VinPlusMuxSelect_44=1, VinPlusMuxSelect_45=1, VinPlusMuxSelect_46=1, VinPlusMuxSelect_47=1, VinPlusMuxSelect_48=1, VinPlusMuxSelect_49=1, VinPlusMuxSelect_5=1, VinPlusMuxSelect_50=1, VinPlusMuxSelect_51=1, VinPlusMuxSelect_52=1, VinPlusMuxSelect_53=1, VinPlusMuxSelect_54=1, VinPlusMuxSelect_55=1, VinPlusMuxSelect_56=1, VinPlusMuxSelect_57=1, VinPlusMuxSelect_58=1, VinPlusMuxSelect_59=1, VinPlusMuxSelect_6=1, VinPlusMuxSelect_60=1, VinPlusMuxSelect_61=1, VinPlusMuxSelect_62=1, VinPlusMuxSelect_63=1, VinPlusMuxSelect_7=1, VinPlusMuxSelect_8=1, VinPlusMuxSelect_9=1, VminusMuxSelect=0, VplusMuxSelect=0, VrefMuxSelect_0=1, VrefMuxSelect_1=1, VrefMuxSelect_2=1, VrefMuxSelect_3=1, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=Scan_ADC_v1_20, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=ADC, CY_INSTANCE_SHORT_NAME=ADC, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=20, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=ADC, )
module Scan_ADC_v1_20_0 (
    sdone,
    eos,
    t_chidv,
    t_chid,
    t_dav,
    t_da,
    t_fvout,
    t_fvalid,
    t_fvinternal,
    vagnd,
    vinPlus_0,
    vinMinus_0,
    vinPlus_1,
    vinMinus_1,
    vinPlus_2,
    vinMinus_2,
    vinPlus_3,
    vinMinus_3);
    output      sdone;
    output      eos;
    output      t_chidv;
    output     [3:0] t_chid;
    output      t_dav;
    output     [11:0] t_da;
    inout       t_fvout;
    electrical  t_fvout;
    output      t_fvalid;
    inout      [1:0] t_fvinternal;
    electrical [1:0] t_fvinternal;
    inout       vagnd;
    electrical  vagnd;
    inout       vinPlus_0;
    electrical  vinPlus_0;
    inout       vinMinus_0;
    electrical  vinMinus_0;
    inout       vinPlus_1;
    electrical  vinPlus_1;
    inout       vinMinus_1;
    electrical  vinMinus_1;
    inout       vinPlus_2;
    electrical  vinPlus_2;
    inout       vinMinus_2;
    electrical  vinMinus_2;
    inout       vinPlus_3;
    electrical  vinPlus_3;
    inout       vinMinus_3;
    electrical  vinMinus_3;


    electrical  sarmuxOutMinus;
    electrical  muxoutPlus;
    electrical  sarmuxOutPlus;
    electrical  muxoutMinus;
    electrical  Net_1541;
          wire  Net_1370;
    electrical  Net_1023;
    electrical  Net_1144;
    electrical  Net_1137;
    electrical  Net_1149;
          wire  Net_993;
          wire  Net_1361;
          wire  Net_991;
    electrical [63:0] sarmuxVinPlus;
    electrical [63:0] vinPlus;
    electrical  filterVout;
          wire  Net_1360;
          wire  Net_1359;
          wire  Net_987;
          wire  sarClock;
          wire  Net_986;
          wire  Net_1358;
    electrical  Net_983;
    electrical  Net_1530;
    electrical  Net_1529;
    electrical  Net_1528;
          wire  Net_1009;
          wire  Net_1366;
          wire  Net_1007;
          wire  Net_1365;
    electrical  filterVagnd;
          wire  Net_1003;
          wire  Net_1002;
          wire  Net_1363;
    electrical  Net_1475;
    electrical [63:0] vinMinus;
    electrical [3:0] filterVin;
    electrical  Net_1506;
    electrical  Net_1507;
    electrical [3:0] vinNeg;
          wire [1:0] st_sel;
    electrical  vref;
    electrical [3:0] vrefBus;
    electrical  Net_1504;
          wire  Net_448;
          wire  Net_446;
          wire  Net_449;
    electrical  Net_440;
    electrical  Net_439;
          wire  Net_431;
          wire  Net_416;
          wire  Net_414;
          wire  Net_413;
          wire  Net_412;
          wire  Net_410;
    electrical [0:0] Net_1523;
    electrical  Net_1447;
    electrical  Net_1448;
    electrical [0:0] Net_1340;
    electrical  Net_1399;
    electrical  Net_1402;
    electrical  Net_1406;
    electrical  Net_1405;
    electrical  Net_349;
    electrical  Net_347;
    electrical  Net_345;
    electrical  Net_331;
    electrical  Net_458;
    electrical  Net_1385;
    electrical  Net_459;
    electrical  Net_1388;
    electrical  Net_1382;
    electrical  Net_457;
    electrical  Net_1379;
    electrical  Net_456;
    electrical  Net_1147;
    electrical  Net_1146;
    electrical  Net_1142;
    electrical  Net_1136;
    electrical  Net_1143;
    electrical  Net_1148;
          wire  Net_423;
          wire  Net_428;
    electrical  Net_441;
          wire  Net_415;
    electrical  Net_408;
    electrical [0:0] Net_365;
    electrical [3:0] Net_340;
    electrical [3:0] Net_339;
    electrical  Net_316;
    electrical  Net_315;
    electrical  Net_314;
    electrical  Net_313;
    electrical  Net_312;
    electrical  Net_311;
    electrical  Net_310;
    electrical  Net_309;
    electrical  Net_308;
    electrical  Net_307;
    electrical  Net_306;
    electrical  Net_305;
    electrical  Net_304;
    electrical  Net_303;
    electrical  Net_302;
    electrical  Net_301;
    electrical  Net_300;
    electrical  Net_299;
    electrical  Net_298;
    electrical  Net_297;
    electrical  Net_296;
    electrical  Net_295;
    electrical  Net_294;
    electrical  Net_293;
    electrical  Net_292;
    electrical  Net_291;
    electrical  Net_290;
    electrical  Net_289;
    electrical  Net_288;
    electrical  Net_287;
    electrical  Net_286;
    electrical  Net_285;
    electrical  Net_278;
    electrical  Net_276;
    electrical  Net_274;
    electrical  Net_272;
    electrical  Net_270;
    electrical  Net_268;
    electrical  Net_266;
    electrical  Net_264;
    electrical  Net_262;
    electrical  Net_260;
    electrical  Net_258;
    electrical  Net_256;
    electrical  Net_254;
    electrical  Net_252;
    electrical  Net_250;
    electrical  Net_248;
    electrical  Net_246;
    electrical  Net_244;
    electrical  Net_242;
    electrical  Net_240;
    electrical  Net_238;
    electrical  Net_236;
    electrical  Net_234;
    electrical  Net_232;
    electrical  Net_230;
    electrical  Net_228;
    electrical  Net_226;
    electrical  Net_224;
    electrical  Net_222;
    electrical  Net_220;
    electrical  Net_218;
    electrical  Net_213;
    electrical  Net_211;
    electrical  Net_210;
    electrical  Net_209;
    electrical  Net_208;
    electrical  Net_207;
    electrical  Net_206;
    electrical  Net_205;
    electrical  Net_204;
    electrical  Net_203;
    electrical  Net_202;
    electrical  Net_201;
    electrical  Net_200;
    electrical  Net_199;
    electrical  Net_198;
    electrical  Net_197;
    electrical  Net_196;
    electrical  Net_195;
    electrical  Net_194;
    electrical  Net_193;
    electrical  Net_192;
    electrical  Net_191;
    electrical  Net_190;
    electrical  Net_189;
    electrical  Net_188;
          wire  uabClock;
    electrical [63:0] sarmuxVinMinus;
    electrical  Net_187;
    electrical  Net_186;
    electrical  Net_185;
    electrical  Net_184;
    electrical  Net_183;
    electrical  Net_182;
    electrical  Net_181;
    electrical  Net_180;
    electrical  Net_172;
    electrical  Net_170;
    electrical  Net_168;
    electrical  Net_166;
    electrical  Net_164;
    electrical  Net_162;
    electrical  Net_160;
    electrical  Net_158;
    electrical  Net_156;
    electrical  Net_154;
    electrical  Net_152;
    electrical  Net_150;
    electrical  Net_148;
    electrical  Net_146;
    electrical  Net_144;
    electrical  Net_142;
    electrical  Net_107;
    electrical  Net_139;
    electrical  Net_137;
    electrical  Net_135;
    electrical  Net_133;
    electrical  Net_131;
    electrical  Net_129;
    electrical  Net_127;
    electrical  Net_125;
    electrical  Net_123;
    electrical  Net_121;
    electrical  Net_119;
    electrical  Net_117;
    electrical  Net_115;
    electrical  cpl;
    electrical  Net_113;
    electrical  Net_110;

	// vinPlusMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_0_connect(vinPlus[0], vinPlus_0);
	defparam vinPlusMux_0_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_133 (
        .noconnect(Net_107));

	// vinPlusMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_1_connect(vinPlus[1], vinPlus_1);
	defparam vinPlusMux_1_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_134 (
        .noconnect(Net_110));

	// vinPlusMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_2_connect(vinPlus[2], vinPlus_2);
	defparam vinPlusMux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_135 (
        .noconnect(Net_113));

	// vinPlusMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_3_connect(vinPlus[3], vinPlus_3);
	defparam vinPlusMux_3_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_136 (
        .noconnect(Net_115));

	// vinPlusMux_4 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_4_connect(vinPlus[4], Net_117);
	defparam vinPlusMux_4_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_137 (
        .noconnect(Net_117));

	// vinPlusMux_5 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_5_connect(vinPlus[5], Net_119);
	defparam vinPlusMux_5_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_138 (
        .noconnect(Net_119));

	// vinPlusMux_6 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_6_connect(vinPlus[6], Net_121);
	defparam vinPlusMux_6_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_139 (
        .noconnect(Net_121));

	// vinPlusMux_7 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_7_connect(vinPlus[7], Net_123);
	defparam vinPlusMux_7_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_140 (
        .noconnect(Net_123));

	// vinPlusMux_8 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_8_connect(vinPlus[8], Net_125);
	defparam vinPlusMux_8_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_141 (
        .noconnect(Net_125));

	// vinPlusMux_9 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_9_connect(vinPlus[9], Net_127);
	defparam vinPlusMux_9_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_142 (
        .noconnect(Net_127));

	// vinPlusMux_10 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_10_connect(vinPlus[10], Net_129);
	defparam vinPlusMux_10_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_143 (
        .noconnect(Net_129));

	// vinPlusMux_11 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_11_connect(vinPlus[11], Net_131);
	defparam vinPlusMux_11_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_144 (
        .noconnect(Net_131));

	// vinPlusMux_12 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_12_connect(vinPlus[12], Net_133);
	defparam vinPlusMux_12_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_145 (
        .noconnect(Net_133));

	// vinPlusMux_13 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_13_connect(vinPlus[13], Net_135);
	defparam vinPlusMux_13_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_146 (
        .noconnect(Net_135));

	// vinPlusMux_14 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_14_connect(vinPlus[14], Net_137);
	defparam vinPlusMux_14_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_147 (
        .noconnect(Net_137));

	// vinPlusMux_15 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_15_connect(vinPlus[15], Net_139);
	defparam vinPlusMux_15_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_148 (
        .noconnect(Net_139));

	// vinPlusMux_16 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_16_connect(vinPlus[16], Net_142);
	defparam vinPlusMux_16_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_149 (
        .noconnect(Net_142));

	// vinPlusMux_17 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_17_connect(vinPlus[17], Net_144);
	defparam vinPlusMux_17_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_150 (
        .noconnect(Net_144));

	// vinPlusMux_18 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_18_connect(vinPlus[18], Net_146);
	defparam vinPlusMux_18_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_151 (
        .noconnect(Net_146));

	// vinPlusMux_19 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_19_connect(vinPlus[19], Net_148);
	defparam vinPlusMux_19_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_152 (
        .noconnect(Net_148));

	// vinPlusMux_20 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_20_connect(vinPlus[20], Net_150);
	defparam vinPlusMux_20_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_153 (
        .noconnect(Net_150));

	// vinPlusMux_21 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_21_connect(vinPlus[21], Net_152);
	defparam vinPlusMux_21_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_154 (
        .noconnect(Net_152));

	// vinPlusMux_22 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_22_connect(vinPlus[22], Net_154);
	defparam vinPlusMux_22_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_155 (
        .noconnect(Net_154));

	// vinPlusMux_23 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_23_connect(vinPlus[23], Net_156);
	defparam vinPlusMux_23_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_156 (
        .noconnect(Net_156));

	// vinPlusMux_24 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_24_connect(vinPlus[24], Net_158);
	defparam vinPlusMux_24_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_157 (
        .noconnect(Net_158));

	// vinPlusMux_25 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_25_connect(vinPlus[25], Net_160);
	defparam vinPlusMux_25_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_158 (
        .noconnect(Net_160));

	// vinPlusMux_26 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_26_connect(vinPlus[26], Net_162);
	defparam vinPlusMux_26_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_159 (
        .noconnect(Net_162));

	// vinPlusMux_27 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_27_connect(vinPlus[27], Net_164);
	defparam vinPlusMux_27_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_160 (
        .noconnect(Net_164));

	// vinPlusMux_28 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_28_connect(vinPlus[28], Net_166);
	defparam vinPlusMux_28_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_161 (
        .noconnect(Net_166));

	// vinPlusMux_29 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_29_connect(vinPlus[29], Net_168);
	defparam vinPlusMux_29_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_162 (
        .noconnect(Net_168));

	// vinPlusMux_30 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_30_connect(vinPlus[30], Net_170);
	defparam vinPlusMux_30_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_163 (
        .noconnect(Net_170));

	// vinPlusMux_31 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_31_connect(vinPlus[31], Net_172);
	defparam vinPlusMux_31_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_164 (
        .noconnect(Net_172));

	// vinPlusMux_32 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_32_connect(vinPlus[32], Net_180);
	defparam vinPlusMux_32_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_165 (
        .noconnect(Net_180));

	// vinPlusMux_33 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_33_connect(vinPlus[33], Net_181);
	defparam vinPlusMux_33_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_166 (
        .noconnect(Net_181));

	// vinPlusMux_34 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_34_connect(vinPlus[34], Net_182);
	defparam vinPlusMux_34_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_167 (
        .noconnect(Net_182));

	// vinPlusMux_35 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_35_connect(vinPlus[35], Net_183);
	defparam vinPlusMux_35_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_168 (
        .noconnect(Net_183));

	// vinPlusMux_36 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_36_connect(vinPlus[36], Net_184);
	defparam vinPlusMux_36_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_169 (
        .noconnect(Net_184));

	// vinPlusMux_37 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_37_connect(vinPlus[37], Net_185);
	defparam vinPlusMux_37_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_170 (
        .noconnect(Net_185));

	// vinPlusMux_38 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_38_connect(vinPlus[38], Net_186);
	defparam vinPlusMux_38_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_171 (
        .noconnect(Net_186));

	// vinPlusMux_39 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_39_connect(vinPlus[39], Net_187);
	defparam vinPlusMux_39_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_172 (
        .noconnect(Net_187));

	// vinPlusMux_40 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_40_connect(vinPlus[40], Net_188);
	defparam vinPlusMux_40_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_173 (
        .noconnect(Net_188));

	// vinPlusMux_41 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_41_connect(vinPlus[41], Net_189);
	defparam vinPlusMux_41_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_174 (
        .noconnect(Net_189));

	// vinPlusMux_42 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_42_connect(vinPlus[42], Net_190);
	defparam vinPlusMux_42_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_175 (
        .noconnect(Net_190));

	// vinPlusMux_43 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_43_connect(vinPlus[43], Net_191);
	defparam vinPlusMux_43_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_176 (
        .noconnect(Net_191));

	// vinPlusMux_44 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_44_connect(vinPlus[44], Net_192);
	defparam vinPlusMux_44_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_177 (
        .noconnect(Net_192));

	// vinPlusMux_45 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_45_connect(vinPlus[45], Net_193);
	defparam vinPlusMux_45_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_178 (
        .noconnect(Net_193));

	// vinPlusMux_46 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_46_connect(vinPlus[46], Net_194);
	defparam vinPlusMux_46_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_179 (
        .noconnect(Net_194));

	// vinPlusMux_47 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_47_connect(vinPlus[47], Net_195);
	defparam vinPlusMux_47_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_180 (
        .noconnect(Net_195));

	// vinPlusMux_48 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_48_connect(vinPlus[48], Net_196);
	defparam vinPlusMux_48_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_181 (
        .noconnect(Net_196));

	// vinPlusMux_49 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_49_connect(vinPlus[49], Net_197);
	defparam vinPlusMux_49_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_182 (
        .noconnect(Net_197));

	// vinPlusMux_50 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_50_connect(vinPlus[50], Net_198);
	defparam vinPlusMux_50_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_183 (
        .noconnect(Net_198));

	// vinPlusMux_51 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_51_connect(vinPlus[51], Net_199);
	defparam vinPlusMux_51_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_184 (
        .noconnect(Net_199));

	// vinPlusMux_52 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_52_connect(vinPlus[52], Net_200);
	defparam vinPlusMux_52_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_185 (
        .noconnect(Net_200));

	// vinPlusMux_53 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_53_connect(vinPlus[53], Net_201);
	defparam vinPlusMux_53_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_186 (
        .noconnect(Net_201));

	// vinPlusMux_54 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_54_connect(vinPlus[54], Net_202);
	defparam vinPlusMux_54_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_187 (
        .noconnect(Net_202));

	// vinPlusMux_55 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_55_connect(vinPlus[55], Net_203);
	defparam vinPlusMux_55_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_188 (
        .noconnect(Net_203));

	// vinPlusMux_56 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_56_connect(vinPlus[56], Net_204);
	defparam vinPlusMux_56_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_189 (
        .noconnect(Net_204));

	// vinPlusMux_57 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_57_connect(vinPlus[57], Net_205);
	defparam vinPlusMux_57_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_190 (
        .noconnect(Net_205));

	// vinPlusMux_58 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_58_connect(vinPlus[58], Net_206);
	defparam vinPlusMux_58_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_191 (
        .noconnect(Net_206));

	// vinPlusMux_59 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_59_connect(vinPlus[59], Net_207);
	defparam vinPlusMux_59_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_192 (
        .noconnect(Net_207));

	// vinPlusMux_60 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_60_connect(vinPlus[60], Net_208);
	defparam vinPlusMux_60_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_193 (
        .noconnect(Net_208));

	// vinPlusMux_61 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_61_connect(vinPlus[61], Net_209);
	defparam vinPlusMux_61_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_194 (
        .noconnect(Net_209));

	// vinPlusMux_62 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_62_connect(vinPlus[62], Net_210);
	defparam vinPlusMux_62_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_195 (
        .noconnect(Net_210));

	// vinPlusMux_63 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinPlusMux_63_connect(vinPlus[63], Net_211);
	defparam vinPlusMux_63_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_196 (
        .noconnect(Net_211));

	// vinMinusMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_0_connect(vinMinus[0], vinMinus_0);
	defparam vinMinusMux_0_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_213));

	// vinMinusMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_1_connect(vinMinus[1], vinMinus_1);
	defparam vinMinusMux_1_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_2 (
        .noconnect(Net_218));

	// vinMinusMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_2_connect(vinMinus[2], vinMinus_2);
	defparam vinMinusMux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_3 (
        .noconnect(Net_220));

	// vinMinusMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_3_connect(vinMinus[3], vinMinus_3);
	defparam vinMinusMux_3_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_4 (
        .noconnect(Net_222));

	// vinMinusMux_4 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_4_connect(vinMinus[4], Net_224);
	defparam vinMinusMux_4_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_5 (
        .noconnect(Net_224));

	// vinMinusMux_5 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_5_connect(vinMinus[5], Net_226);
	defparam vinMinusMux_5_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_6 (
        .noconnect(Net_226));

	// vinMinusMux_6 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_6_connect(vinMinus[6], Net_228);
	defparam vinMinusMux_6_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_7 (
        .noconnect(Net_228));

	// vinMinusMux_7 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_7_connect(vinMinus[7], Net_230);
	defparam vinMinusMux_7_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_8 (
        .noconnect(Net_230));

	// vinMinusMux_8 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_8_connect(vinMinus[8], Net_232);
	defparam vinMinusMux_8_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_9 (
        .noconnect(Net_232));

	// vinMinusMux_9 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_9_connect(vinMinus[9], Net_234);
	defparam vinMinusMux_9_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_10 (
        .noconnect(Net_234));

	// vinMinusMux_10 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_10_connect(vinMinus[10], Net_236);
	defparam vinMinusMux_10_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_11 (
        .noconnect(Net_236));

	// vinMinusMux_11 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_11_connect(vinMinus[11], Net_238);
	defparam vinMinusMux_11_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_12 (
        .noconnect(Net_238));

	// vinMinusMux_12 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_12_connect(vinMinus[12], Net_240);
	defparam vinMinusMux_12_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_13 (
        .noconnect(Net_240));

	// vinMinusMux_13 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_13_connect(vinMinus[13], Net_242);
	defparam vinMinusMux_13_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_14 (
        .noconnect(Net_242));

	// vinMinusMux_14 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_14_connect(vinMinus[14], Net_244);
	defparam vinMinusMux_14_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_15 (
        .noconnect(Net_244));

	// vinMinusMux_15 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_15_connect(vinMinus[15], Net_246);
	defparam vinMinusMux_15_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_16 (
        .noconnect(Net_246));

	// vinMinusMux_16 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_16_connect(vinMinus[16], Net_248);
	defparam vinMinusMux_16_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_17 (
        .noconnect(Net_248));

	// vinMinusMux_17 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_17_connect(vinMinus[17], Net_250);
	defparam vinMinusMux_17_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_18 (
        .noconnect(Net_250));

	// vinMinusMux_18 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_18_connect(vinMinus[18], Net_252);
	defparam vinMinusMux_18_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_19 (
        .noconnect(Net_252));

	// vinMinusMux_19 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_19_connect(vinMinus[19], Net_254);
	defparam vinMinusMux_19_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_20 (
        .noconnect(Net_254));

	// vinMinusMux_20 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_20_connect(vinMinus[20], Net_256);
	defparam vinMinusMux_20_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_21 (
        .noconnect(Net_256));

	// vinMinusMux_21 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_21_connect(vinMinus[21], Net_258);
	defparam vinMinusMux_21_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_22 (
        .noconnect(Net_258));

	// vinMinusMux_22 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_22_connect(vinMinus[22], Net_260);
	defparam vinMinusMux_22_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_23 (
        .noconnect(Net_260));

	// vinMinusMux_23 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_23_connect(vinMinus[23], Net_262);
	defparam vinMinusMux_23_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_24 (
        .noconnect(Net_262));

	// vinMinusMux_24 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_24_connect(vinMinus[24], Net_264);
	defparam vinMinusMux_24_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_25 (
        .noconnect(Net_264));

	// vinMinusMux_25 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_25_connect(vinMinus[25], Net_266);
	defparam vinMinusMux_25_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_26 (
        .noconnect(Net_266));

	// vinMinusMux_26 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_26_connect(vinMinus[26], Net_268);
	defparam vinMinusMux_26_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_27 (
        .noconnect(Net_268));

	// vinMinusMux_27 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_27_connect(vinMinus[27], Net_270);
	defparam vinMinusMux_27_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_28 (
        .noconnect(Net_270));

	// vinMinusMux_28 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_28_connect(vinMinus[28], Net_272);
	defparam vinMinusMux_28_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_29 (
        .noconnect(Net_272));

	// vinMinusMux_29 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_29_connect(vinMinus[29], Net_274);
	defparam vinMinusMux_29_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_30 (
        .noconnect(Net_274));

	// vinMinusMux_30 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_30_connect(vinMinus[30], Net_276);
	defparam vinMinusMux_30_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_31 (
        .noconnect(Net_276));

	// vinMinusMux_31 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_31_connect(vinMinus[31], Net_278);
	defparam vinMinusMux_31_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_32 (
        .noconnect(Net_278));

	// vinMinusMux_32 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_32_connect(vinMinus[32], Net_285);
	defparam vinMinusMux_32_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_33 (
        .noconnect(Net_285));

	// vinMinusMux_33 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_33_connect(vinMinus[33], Net_286);
	defparam vinMinusMux_33_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_34 (
        .noconnect(Net_286));

	// vinMinusMux_34 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_34_connect(vinMinus[34], Net_287);
	defparam vinMinusMux_34_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_35 (
        .noconnect(Net_287));

	// vinMinusMux_35 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_35_connect(vinMinus[35], Net_288);
	defparam vinMinusMux_35_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_36 (
        .noconnect(Net_288));

	// vinMinusMux_36 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_36_connect(vinMinus[36], Net_289);
	defparam vinMinusMux_36_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_37 (
        .noconnect(Net_289));

	// vinMinusMux_37 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_37_connect(vinMinus[37], Net_290);
	defparam vinMinusMux_37_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_38 (
        .noconnect(Net_290));

	// vinMinusMux_38 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_38_connect(vinMinus[38], Net_291);
	defparam vinMinusMux_38_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_39 (
        .noconnect(Net_291));

	// vinMinusMux_39 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_39_connect(vinMinus[39], Net_292);
	defparam vinMinusMux_39_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_40 (
        .noconnect(Net_292));

	// vinMinusMux_40 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_40_connect(vinMinus[40], Net_293);
	defparam vinMinusMux_40_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_41 (
        .noconnect(Net_293));

	// vinMinusMux_41 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_41_connect(vinMinus[41], Net_294);
	defparam vinMinusMux_41_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_42 (
        .noconnect(Net_294));

	// vinMinusMux_42 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_42_connect(vinMinus[42], Net_295);
	defparam vinMinusMux_42_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_43 (
        .noconnect(Net_295));

	// vinMinusMux_43 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_43_connect(vinMinus[43], Net_296);
	defparam vinMinusMux_43_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_44 (
        .noconnect(Net_296));

	// vinMinusMux_44 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_44_connect(vinMinus[44], Net_297);
	defparam vinMinusMux_44_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_45 (
        .noconnect(Net_297));

	// vinMinusMux_45 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_45_connect(vinMinus[45], Net_298);
	defparam vinMinusMux_45_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_46 (
        .noconnect(Net_298));

	// vinMinusMux_46 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_46_connect(vinMinus[46], Net_299);
	defparam vinMinusMux_46_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_47 (
        .noconnect(Net_299));

	// vinMinusMux_47 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_47_connect(vinMinus[47], Net_300);
	defparam vinMinusMux_47_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_48 (
        .noconnect(Net_300));

	// vinMinusMux_48 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_48_connect(vinMinus[48], Net_301);
	defparam vinMinusMux_48_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_49 (
        .noconnect(Net_301));

	// vinMinusMux_49 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_49_connect(vinMinus[49], Net_302);
	defparam vinMinusMux_49_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_50 (
        .noconnect(Net_302));

	// vinMinusMux_50 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_50_connect(vinMinus[50], Net_303);
	defparam vinMinusMux_50_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_51 (
        .noconnect(Net_303));

	// vinMinusMux_51 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_51_connect(vinMinus[51], Net_304);
	defparam vinMinusMux_51_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_52 (
        .noconnect(Net_304));

	// vinMinusMux_52 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_52_connect(vinMinus[52], Net_305);
	defparam vinMinusMux_52_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_53 (
        .noconnect(Net_305));

	// vinMinusMux_53 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_53_connect(vinMinus[53], Net_306);
	defparam vinMinusMux_53_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_54 (
        .noconnect(Net_306));

	// vinMinusMux_54 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_54_connect(vinMinus[54], Net_307);
	defparam vinMinusMux_54_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_55 (
        .noconnect(Net_307));

	// vinMinusMux_55 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_55_connect(vinMinus[55], Net_308);
	defparam vinMinusMux_55_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_56 (
        .noconnect(Net_308));

	// vinMinusMux_56 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_56_connect(vinMinus[56], Net_309);
	defparam vinMinusMux_56_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_57 (
        .noconnect(Net_309));

	// vinMinusMux_57 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_57_connect(vinMinus[57], Net_310);
	defparam vinMinusMux_57_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_58 (
        .noconnect(Net_310));

	// vinMinusMux_58 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_58_connect(vinMinus[58], Net_311);
	defparam vinMinusMux_58_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_59 (
        .noconnect(Net_311));

	// vinMinusMux_59 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_59_connect(vinMinus[59], Net_312);
	defparam vinMinusMux_59_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_60 (
        .noconnect(Net_312));

	// vinMinusMux_60 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_60_connect(vinMinus[60], Net_313);
	defparam vinMinusMux_60_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_61 (
        .noconnect(Net_313));

	// vinMinusMux_61 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_61_connect(vinMinus[61], Net_314);
	defparam vinMinusMux_61_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_62 (
        .noconnect(Net_314));

	// vinMinusMux_62 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_62_connect(vinMinus[62], Net_315);
	defparam vinMinusMux_62_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_63 (
        .noconnect(Net_315));

	// vinMinusMux_63 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinMinusMux_63_connect(vinMinus[63], Net_316);
	defparam vinMinusMux_63_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_64 (
        .noconnect(Net_316));

    Bus_Connect_v2_40 vinMinusConnect (
        .in_bus(sarmuxVinMinus[63:0]),
        .out_bus(Net_340[3:0]));
    defparam vinMinusConnect.in_width = 64;
    defparam vinMinusConnect.out_width = 4;

    cy_psoc4_sarmux_v1_10 cy_psoc4_sarmux_1 (
        .muxin_plus(Net_339[3:0]),
        .muxin_minus(Net_340[3:0]),
        .cmn_neg(Net_365[0:0]),
        .vout_plus(sarmuxOutPlus),
        .vout_minus(sarmuxOutMinus));
    defparam cy_psoc4_sarmux_1.cmn_neg_width = 1;
    defparam cy_psoc4_sarmux_1.input_mode = "1111";
    defparam cy_psoc4_sarmux_1.muxin_width = 4;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_68 (
        .noconnect(Net_349));

	// vinNegMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinNegMux_3_connect(vinNeg[3], Net_349);
	defparam vinNegMux_3_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_67 (
        .noconnect(Net_347));

	// vinNegMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinNegMux_2_connect(vinNeg[2], Net_347);
	defparam vinNegMux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_66 (
        .noconnect(Net_345));

	// vinNegMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinNegMux_1_connect(vinNeg[1], Net_345);
	defparam vinNegMux_1_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_65 (
        .noconnect(Net_331));

	// vinNegMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vinNegMux_0_connect(vinNeg[0], Net_331);
	defparam vinNegMux_0_connect.sig_width = 1;

    Bus_Connect_v2_40 vinNegConnect (
        .in_bus(vinNeg[3:0]),
        .out_bus(Net_365[0:0]));
    defparam vinNegConnect.in_width = 4;
    defparam vinNegConnect.out_width = 1;

	// vplusMux (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vplusMux_connect(muxoutPlus, sarmuxOutPlus);
	defparam vplusMux_connect.sig_width = 1;

	// vminusMux (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vminusMux_connect(muxoutMinus, sarmuxOutMinus);
	defparam vminusMux_connect.sig_width = 1;

    cy_psoc4_sar_v1_0 cy_psoc4_sar_1 (
        .vplus(muxoutPlus),
        .vminus(muxoutMinus),
        .vref(vref),
        .ext_vref(Net_408),
        .clock(sarClock),
        .sw_negvref(Net_410),
        .cfg_st_sel(st_sel[1:0]),
        .cfg_average(Net_412),
        .cfg_resolution(Net_413),
        .cfg_differential(Net_414),
        .trigger(Net_415),
        .data_hilo_sel(Net_416),
        .sample_done(sdone),
        .chan_id_valid(t_chidv),
        .chan_id(t_chid[3:0]),
        .data_valid(t_dav),
        .eos_intr(eos),
        .data(t_da[11:0]),
        .irq(Net_423));

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_410));

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_412));

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_413));

    ZeroTerminal ZeroTerminal_4 (
        .z(Net_414));

    ZeroTerminal ZeroTerminal_5 (
        .z(Net_416));

    ZeroTerminal ZeroTerminal_6 (
        .z(st_sel[1]));

    ZeroTerminal ZeroTerminal_7 (
        .z(st_sel[0]));

	// aclkMux (cy_virtualmux_v1_0)
	assign sarClock = Net_428;

	// socMux (cy_virtualmux_v1_0)
	assign Net_415 = Net_431;

	// extVrefMux (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 extVrefMux_connect(Net_408, Net_441);
	defparam extVrefMux_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_70 (
        .noconnect(Net_441));

    ZeroTerminal ZeroTerminal_8 (
        .z(Net_431));


	cy_clock_v1_0
		#(.id("3423a604-e03e-497b-a35e-29761f2bd2f1/d2cd031e-911c-40bc-bbf8-28db941411f9"),
		  .source_clock_id("413DE2EF-D9F2-4233-A808-DFAF137FD877"),
		  .divisor(0),
		  .period("83333333.3333333"),
		  .is_direct(0),
		  .is_digital(0))
		intSarClock
		 (.clock_out(Net_428));



    assign Net_448 = Net_446 | Net_428;

    ZeroTerminal ZeroTerminal_9 (
        .z(Net_446));

	// vrefMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vrefMux_0_connect(vrefBus[0], Net_456);
	defparam vrefMux_0_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_71 (
        .noconnect(Net_456));

	// vrefMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vrefMux_1_connect(vrefBus[1], Net_457);
	defparam vrefMux_1_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_72 (
        .noconnect(Net_457));

	// vrefMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vrefMux_2_connect(vrefBus[2], Net_458);
	defparam vrefMux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_73 (
        .noconnect(Net_458));

	// vrefMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vrefMux_3_connect(vrefBus[3], Net_459);
	defparam vrefMux_3_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_74 (
        .noconnect(Net_459));


	cy_isr_v1_0
		#(.int_type(2'b10))
		IRQ
		 (.int_signal(Net_423));


	// sarmuxVinPlusMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_0_connect(sarmuxVinPlus[0], vinPlus[0]);
	defparam sarmuxVinPlusMux_0_connect.sig_width = 1;

	// filterConfigMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterConfigMux_3_connect(filterVin[3], Net_1149);
	defparam filterConfigMux_3_connect.sig_width = 1;

	// filterConfigMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterConfigMux_1_connect(filterVin[1], Net_1137);
	defparam filterConfigMux_1_connect.sig_width = 1;

	// filterConfigMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterConfigMux_2_connect(filterVin[2], Net_1144);
	defparam filterConfigMux_2_connect.sig_width = 1;

	// filterConfigMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterConfigMux_0_connect(filterVin[0], Net_1023);
	defparam filterConfigMux_0_connect.sig_width = 1;

	// filterVinMux_3_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_3_2_connect(Net_1148, vinPlus[35]);
	defparam filterVinMux_3_2_connect.sig_width = 1;

	// filterVinMux_3_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_3_1_connect(Net_1147, vinPlus[19]);
	defparam filterVinMux_3_1_connect.sig_width = 1;

	// filterVinMux_3_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_3_0_connect(Net_1146, vinPlus[4]);
	defparam filterVinMux_3_0_connect.sig_width = 1;

	// filterVinMux_2_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_2_1_connect(Net_1143, vinPlus[18]);
	defparam filterVinMux_2_1_connect.sig_width = 1;

	// filterVinMux_2_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_2_0_connect(Net_1142, vinPlus[4]);
	defparam filterVinMux_2_0_connect.sig_width = 1;

	// filterVinMux_1_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 filterVinMux_1_0_connect(Net_1136, vinPlus[4]);
	defparam filterVinMux_1_0_connect.sig_width = 1;

	// sarmuxVinPlusMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_1_connect(sarmuxVinPlus[1], vinPlus[1]);
	defparam sarmuxVinPlusMux_1_connect.sig_width = 1;

	// sarmuxVinPlusMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_2_connect(sarmuxVinPlus[2], vinPlus[2]);
	defparam sarmuxVinPlusMux_2_connect.sig_width = 1;

	// sarmuxVinPlusMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_3_connect(sarmuxVinPlus[3], vinPlus[3]);
	defparam sarmuxVinPlusMux_3_connect.sig_width = 1;

	// sarmuxVinPlusMux_4 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_4_connect(sarmuxVinPlus[4], vinPlus[4]);
	defparam sarmuxVinPlusMux_4_connect.sig_width = 1;

	// sarmuxVinPlusMux_5 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_5_connect(sarmuxVinPlus[5], vinPlus[5]);
	defparam sarmuxVinPlusMux_5_connect.sig_width = 1;

	// sarmuxVinPlusMux_6 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_6_connect(sarmuxVinPlus[6], vinPlus[6]);
	defparam sarmuxVinPlusMux_6_connect.sig_width = 1;

	// sarmuxVinPlusMux_7 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_7_connect(sarmuxVinPlus[7], vinPlus[7]);
	defparam sarmuxVinPlusMux_7_connect.sig_width = 1;

	// sarmuxVinPlusMux_8 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_8_connect(sarmuxVinPlus[8], vinPlus[8]);
	defparam sarmuxVinPlusMux_8_connect.sig_width = 1;

	// sarmuxVinPlusMux_9 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_9_connect(sarmuxVinPlus[9], vinPlus[9]);
	defparam sarmuxVinPlusMux_9_connect.sig_width = 1;

	// sarmuxVinPlusMux_10 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_10_connect(sarmuxVinPlus[10], vinPlus[10]);
	defparam sarmuxVinPlusMux_10_connect.sig_width = 1;

	// sarmuxVinPlusMux_11 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_11_connect(sarmuxVinPlus[11], vinPlus[11]);
	defparam sarmuxVinPlusMux_11_connect.sig_width = 1;

	// sarmuxVinPlusMux_12 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_12_connect(sarmuxVinPlus[12], vinPlus[12]);
	defparam sarmuxVinPlusMux_12_connect.sig_width = 1;

	// sarmuxVinPlusMux_13 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_13_connect(sarmuxVinPlus[13], vinPlus[13]);
	defparam sarmuxVinPlusMux_13_connect.sig_width = 1;

	// sarmuxVinPlusMux_14 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_14_connect(sarmuxVinPlus[14], vinPlus[14]);
	defparam sarmuxVinPlusMux_14_connect.sig_width = 1;

	// sarmuxVinPlusMux_15 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_15_connect(sarmuxVinPlus[15], vinPlus[15]);
	defparam sarmuxVinPlusMux_15_connect.sig_width = 1;

	// sarmuxVinPlusMux_16 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_16_connect(sarmuxVinPlus[16], vinPlus[16]);
	defparam sarmuxVinPlusMux_16_connect.sig_width = 1;

	// sarmuxVinPlusMux_17 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_17_connect(sarmuxVinPlus[17], vinPlus[17]);
	defparam sarmuxVinPlusMux_17_connect.sig_width = 1;

	// sarmuxVinPlusMux_18 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_18_connect(sarmuxVinPlus[18], vinPlus[18]);
	defparam sarmuxVinPlusMux_18_connect.sig_width = 1;

	// sarmuxVinPlusMux_19 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_19_connect(sarmuxVinPlus[19], vinPlus[19]);
	defparam sarmuxVinPlusMux_19_connect.sig_width = 1;

	// sarmuxVinPlusMux_20 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_20_connect(sarmuxVinPlus[20], vinPlus[20]);
	defparam sarmuxVinPlusMux_20_connect.sig_width = 1;

	// sarmuxVinPlusMux_21 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_21_connect(sarmuxVinPlus[21], vinPlus[21]);
	defparam sarmuxVinPlusMux_21_connect.sig_width = 1;

	// sarmuxVinPlusMux_22 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_22_connect(sarmuxVinPlus[22], vinPlus[22]);
	defparam sarmuxVinPlusMux_22_connect.sig_width = 1;

	// sarmuxVinPlusMux_23 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_23_connect(sarmuxVinPlus[23], vinPlus[23]);
	defparam sarmuxVinPlusMux_23_connect.sig_width = 1;

	// sarmuxVinPlusMux_24 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_24_connect(sarmuxVinPlus[24], vinPlus[24]);
	defparam sarmuxVinPlusMux_24_connect.sig_width = 1;

	// sarmuxVinPlusMux_25 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_25_connect(sarmuxVinPlus[25], vinPlus[25]);
	defparam sarmuxVinPlusMux_25_connect.sig_width = 1;

	// sarmuxVinPlusMux_26 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_26_connect(sarmuxVinPlus[26], vinPlus[26]);
	defparam sarmuxVinPlusMux_26_connect.sig_width = 1;

	// sarmuxVinPlusMux_27 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_27_connect(sarmuxVinPlus[27], vinPlus[27]);
	defparam sarmuxVinPlusMux_27_connect.sig_width = 1;

	// sarmuxVinPlusMux_28 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_28_connect(sarmuxVinPlus[28], vinPlus[28]);
	defparam sarmuxVinPlusMux_28_connect.sig_width = 1;

	// sarmuxVinPlusMux_29 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_29_connect(sarmuxVinPlus[29], vinPlus[29]);
	defparam sarmuxVinPlusMux_29_connect.sig_width = 1;

	// sarmuxVinPlusMux_30 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_30_connect(sarmuxVinPlus[30], vinPlus[30]);
	defparam sarmuxVinPlusMux_30_connect.sig_width = 1;

	// sarmuxVinPlusMux_31 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_31_connect(sarmuxVinPlus[31], vinPlus[31]);
	defparam sarmuxVinPlusMux_31_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_69 (
        .noconnect(Net_1149));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_75 (
        .noconnect(Net_1144));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_76 (
        .noconnect(Net_1137));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_77 (
        .noconnect(Net_1023));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_78 (
        .noconnect(Net_1475));

    ZeroTerminal ZeroTerminal_10 (
        .z(Net_1002));

    ZeroTerminal ZeroTerminal_11 (
        .z(Net_1009));

    ZeroTerminal ZeroTerminal_12 (
        .z(Net_1003));

    ZeroTerminal ZeroTerminal_13 (
        .z(Net_1007));

    ZeroTerminal ZeroTerminal_14 (
        .z(Net_991));

    ZeroTerminal ZeroTerminal_15 (
        .z(Net_987));

    ZeroTerminal ZeroTerminal_16 (
        .z(Net_993));

    ZeroTerminal ZeroTerminal_17 (
        .z(Net_986));

	// sarmuxVinMinusMux_32 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_32_connect(sarmuxVinMinus[32], vinMinus[32]);
	defparam sarmuxVinMinusMux_32_connect.sig_width = 1;

	// sarmuxVinPlusMux_32 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_32_connect(sarmuxVinPlus[32], vinPlus[32]);
	defparam sarmuxVinPlusMux_32_connect.sig_width = 1;

	// sarmuxVinPlusMux_33 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_33_connect(sarmuxVinPlus[33], vinPlus[33]);
	defparam sarmuxVinPlusMux_33_connect.sig_width = 1;

	// sarmuxVinPlusMux_34 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_34_connect(sarmuxVinPlus[34], vinPlus[34]);
	defparam sarmuxVinPlusMux_34_connect.sig_width = 1;

	// sarmuxVinPlusMux_35 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_35_connect(sarmuxVinPlus[35], vinPlus[35]);
	defparam sarmuxVinPlusMux_35_connect.sig_width = 1;

	// sarmuxVinPlusMux_36 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_36_connect(sarmuxVinPlus[36], vinPlus[36]);
	defparam sarmuxVinPlusMux_36_connect.sig_width = 1;

	// sarmuxVinPlusMux_37 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_37_connect(sarmuxVinPlus[37], vinPlus[37]);
	defparam sarmuxVinPlusMux_37_connect.sig_width = 1;

	// sarmuxVinPlusMux_38 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_38_connect(sarmuxVinPlus[38], vinPlus[38]);
	defparam sarmuxVinPlusMux_38_connect.sig_width = 1;

	// sarmuxVinPlusMux_39 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_39_connect(sarmuxVinPlus[39], vinPlus[39]);
	defparam sarmuxVinPlusMux_39_connect.sig_width = 1;

	// sarmuxVinPlusMux_40 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_40_connect(sarmuxVinPlus[40], vinPlus[40]);
	defparam sarmuxVinPlusMux_40_connect.sig_width = 1;

	// sarmuxVinPlusMux_41 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_41_connect(sarmuxVinPlus[41], vinPlus[41]);
	defparam sarmuxVinPlusMux_41_connect.sig_width = 1;

	// sarmuxVinPlusMux_42 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_42_connect(sarmuxVinPlus[42], vinPlus[42]);
	defparam sarmuxVinPlusMux_42_connect.sig_width = 1;

	// sarmuxVinPlusMux_43 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_43_connect(sarmuxVinPlus[43], vinPlus[43]);
	defparam sarmuxVinPlusMux_43_connect.sig_width = 1;

	// sarmuxVinPlusMux_44 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_44_connect(sarmuxVinPlus[44], vinPlus[44]);
	defparam sarmuxVinPlusMux_44_connect.sig_width = 1;

	// sarmuxVinPlusMux_45 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_45_connect(sarmuxVinPlus[45], vinPlus[45]);
	defparam sarmuxVinPlusMux_45_connect.sig_width = 1;

	// sarmuxVinPlusMux_46 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_46_connect(sarmuxVinPlus[46], vinPlus[46]);
	defparam sarmuxVinPlusMux_46_connect.sig_width = 1;

	// sarmuxVinPlusMux_47 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_47_connect(sarmuxVinPlus[47], vinPlus[47]);
	defparam sarmuxVinPlusMux_47_connect.sig_width = 1;

	// sarmuxVinPlusMux_48 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_48_connect(sarmuxVinPlus[48], vinPlus[48]);
	defparam sarmuxVinPlusMux_48_connect.sig_width = 1;

	// sarmuxVinPlusMux_49 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_49_connect(sarmuxVinPlus[49], vinPlus[49]);
	defparam sarmuxVinPlusMux_49_connect.sig_width = 1;

	// sarmuxVinPlusMux_50 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_50_connect(sarmuxVinPlus[50], vinPlus[50]);
	defparam sarmuxVinPlusMux_50_connect.sig_width = 1;

	// sarmuxVinPlusMux_51 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_51_connect(sarmuxVinPlus[51], vinPlus[51]);
	defparam sarmuxVinPlusMux_51_connect.sig_width = 1;

	// sarmuxVinPlusMux_52 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_52_connect(sarmuxVinPlus[52], vinPlus[52]);
	defparam sarmuxVinPlusMux_52_connect.sig_width = 1;

	// sarmuxVinPlusMux_53 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_53_connect(sarmuxVinPlus[53], vinPlus[53]);
	defparam sarmuxVinPlusMux_53_connect.sig_width = 1;

	// sarmuxVinPlusMux_54 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_54_connect(sarmuxVinPlus[54], vinPlus[54]);
	defparam sarmuxVinPlusMux_54_connect.sig_width = 1;

	// sarmuxVinPlusMux_55 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_55_connect(sarmuxVinPlus[55], vinPlus[55]);
	defparam sarmuxVinPlusMux_55_connect.sig_width = 1;

	// sarmuxVinPlusMux_56 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_56_connect(sarmuxVinPlus[56], vinPlus[56]);
	defparam sarmuxVinPlusMux_56_connect.sig_width = 1;

	// sarmuxVinPlusMux_57 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_57_connect(sarmuxVinPlus[57], vinPlus[57]);
	defparam sarmuxVinPlusMux_57_connect.sig_width = 1;

	// sarmuxVinPlusMux_58 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_58_connect(sarmuxVinPlus[58], vinPlus[58]);
	defparam sarmuxVinPlusMux_58_connect.sig_width = 1;

	// sarmuxVinPlusMux_59 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_59_connect(sarmuxVinPlus[59], vinPlus[59]);
	defparam sarmuxVinPlusMux_59_connect.sig_width = 1;

	// sarmuxVinPlusMux_60 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_60_connect(sarmuxVinPlus[60], vinPlus[60]);
	defparam sarmuxVinPlusMux_60_connect.sig_width = 1;

	// sarmuxVinPlusMux_61 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_61_connect(sarmuxVinPlus[61], vinPlus[61]);
	defparam sarmuxVinPlusMux_61_connect.sig_width = 1;

	// sarmuxVinPlusMux_62 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_62_connect(sarmuxVinPlus[62], vinPlus[62]);
	defparam sarmuxVinPlusMux_62_connect.sig_width = 1;

	// sarmuxVinPlusMux_63 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinPlusMux_63_connect(sarmuxVinPlus[63], vinPlus[63]);
	defparam sarmuxVinPlusMux_63_connect.sig_width = 1;


	cy_clock_v1_0
		#(.id("3423a604-e03e-497b-a35e-29761f2bd2f1/b6815a07-3ae4-40f3-8790-63c50500bc89"),
		  .source_clock_id("413DE2EF-D9F2-4233-A808-DFAF137FD877"),
		  .divisor(2),
		  .period("0"),
		  .is_direct(0),
		  .is_digital(0))
		intUabClock
		 (.clock_out(uabClock));


	// sarmuxVinMinusMux_0 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_0_connect(sarmuxVinMinus[0], vinMinus[0]);
	defparam sarmuxVinMinusMux_0_connect.sig_width = 1;

	// sarmuxVinMinusMux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_1_connect(sarmuxVinMinus[1], vinMinus[1]);
	defparam sarmuxVinMinusMux_1_connect.sig_width = 1;

	// sarmuxVinMinusMux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_2_connect(sarmuxVinMinus[2], vinMinus[2]);
	defparam sarmuxVinMinusMux_2_connect.sig_width = 1;

	// sarmuxVinMinusMux_3 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_3_connect(sarmuxVinMinus[3], vinMinus[3]);
	defparam sarmuxVinMinusMux_3_connect.sig_width = 1;

	// sarmuxVinMinusMux_4 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_4_connect(sarmuxVinMinus[4], vinMinus[4]);
	defparam sarmuxVinMinusMux_4_connect.sig_width = 1;

	// sarmuxVinMinusMux_5 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_5_connect(sarmuxVinMinus[5], vinMinus[5]);
	defparam sarmuxVinMinusMux_5_connect.sig_width = 1;

	// sarmuxVinMinusMux_6 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_6_connect(sarmuxVinMinus[6], vinMinus[6]);
	defparam sarmuxVinMinusMux_6_connect.sig_width = 1;

	// sarmuxVinMinusMux_7 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_7_connect(sarmuxVinMinus[7], vinMinus[7]);
	defparam sarmuxVinMinusMux_7_connect.sig_width = 1;

	// sarmuxVinMinusMux_8 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_8_connect(sarmuxVinMinus[8], vinMinus[8]);
	defparam sarmuxVinMinusMux_8_connect.sig_width = 1;

	// sarmuxVinMinusMux_9 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_9_connect(sarmuxVinMinus[9], vinMinus[9]);
	defparam sarmuxVinMinusMux_9_connect.sig_width = 1;

	// sarmuxVinMinusMux_10 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_10_connect(sarmuxVinMinus[10], vinMinus[10]);
	defparam sarmuxVinMinusMux_10_connect.sig_width = 1;

	// sarmuxVinMinusMux_11 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_11_connect(sarmuxVinMinus[11], vinMinus[11]);
	defparam sarmuxVinMinusMux_11_connect.sig_width = 1;

	// sarmuxVinMinusMux_12 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_12_connect(sarmuxVinMinus[12], vinMinus[12]);
	defparam sarmuxVinMinusMux_12_connect.sig_width = 1;

	// sarmuxVinMinusMux_13 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_13_connect(sarmuxVinMinus[13], vinMinus[13]);
	defparam sarmuxVinMinusMux_13_connect.sig_width = 1;

	// sarmuxVinMinusMux_14 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_14_connect(sarmuxVinMinus[14], vinMinus[14]);
	defparam sarmuxVinMinusMux_14_connect.sig_width = 1;

	// sarmuxVinMinusMux_15 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_15_connect(sarmuxVinMinus[15], vinMinus[15]);
	defparam sarmuxVinMinusMux_15_connect.sig_width = 1;

	// sarmuxVinMinusMux_16 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_16_connect(sarmuxVinMinus[16], vinMinus[16]);
	defparam sarmuxVinMinusMux_16_connect.sig_width = 1;

	// sarmuxVinMinusMux_17 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_17_connect(sarmuxVinMinus[17], vinMinus[17]);
	defparam sarmuxVinMinusMux_17_connect.sig_width = 1;

	// sarmuxVinMinusMux_18 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_18_connect(sarmuxVinMinus[18], vinMinus[18]);
	defparam sarmuxVinMinusMux_18_connect.sig_width = 1;

	// sarmuxVinMinusMux_19 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_19_connect(sarmuxVinMinus[19], vinMinus[19]);
	defparam sarmuxVinMinusMux_19_connect.sig_width = 1;

	// sarmuxVinMinusMux_20 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_20_connect(sarmuxVinMinus[20], vinMinus[20]);
	defparam sarmuxVinMinusMux_20_connect.sig_width = 1;

	// sarmuxVinMinusMux_21 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_21_connect(sarmuxVinMinus[21], vinMinus[21]);
	defparam sarmuxVinMinusMux_21_connect.sig_width = 1;

	// sarmuxVinMinusMux_22 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_22_connect(sarmuxVinMinus[22], vinMinus[22]);
	defparam sarmuxVinMinusMux_22_connect.sig_width = 1;

	// sarmuxVinMinusMux_23 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_23_connect(sarmuxVinMinus[23], vinMinus[23]);
	defparam sarmuxVinMinusMux_23_connect.sig_width = 1;

	// sarmuxVinMinusMux_24 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_24_connect(sarmuxVinMinus[24], vinMinus[24]);
	defparam sarmuxVinMinusMux_24_connect.sig_width = 1;

	// sarmuxVinMinusMux_25 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_25_connect(sarmuxVinMinus[25], vinMinus[25]);
	defparam sarmuxVinMinusMux_25_connect.sig_width = 1;

	// sarmuxVinMinusMux_26 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_26_connect(sarmuxVinMinus[26], vinMinus[26]);
	defparam sarmuxVinMinusMux_26_connect.sig_width = 1;

	// sarmuxVinMinusMux_27 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_27_connect(sarmuxVinMinus[27], vinMinus[27]);
	defparam sarmuxVinMinusMux_27_connect.sig_width = 1;

	// sarmuxVinMinusMux_28 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_28_connect(sarmuxVinMinus[28], vinMinus[28]);
	defparam sarmuxVinMinusMux_28_connect.sig_width = 1;

	// sarmuxVinMinusMux_29 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_29_connect(sarmuxVinMinus[29], vinMinus[29]);
	defparam sarmuxVinMinusMux_29_connect.sig_width = 1;

	// sarmuxVinMinusMux_30 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_30_connect(sarmuxVinMinus[30], vinMinus[30]);
	defparam sarmuxVinMinusMux_30_connect.sig_width = 1;

	// sarmuxVinMinusMux_31 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_31_connect(sarmuxVinMinus[31], vinMinus[31]);
	defparam sarmuxVinMinusMux_31_connect.sig_width = 1;

	// sarmuxVinMinusMux_33 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_33_connect(sarmuxVinMinus[33], vinMinus[33]);
	defparam sarmuxVinMinusMux_33_connect.sig_width = 1;

	// sarmuxVinMinusMux_34 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_34_connect(sarmuxVinMinus[34], vinMinus[34]);
	defparam sarmuxVinMinusMux_34_connect.sig_width = 1;

	// sarmuxVinMinusMux_35 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_35_connect(sarmuxVinMinus[35], vinMinus[35]);
	defparam sarmuxVinMinusMux_35_connect.sig_width = 1;

	// sarmuxVinMinusMux_36 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_36_connect(sarmuxVinMinus[36], vinMinus[36]);
	defparam sarmuxVinMinusMux_36_connect.sig_width = 1;

	// sarmuxVinMinusMux_37 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_37_connect(sarmuxVinMinus[37], vinMinus[37]);
	defparam sarmuxVinMinusMux_37_connect.sig_width = 1;

	// sarmuxVinMinusMux_38 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_38_connect(sarmuxVinMinus[38], vinMinus[38]);
	defparam sarmuxVinMinusMux_38_connect.sig_width = 1;

	// sarmuxVinMinusMux_39 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_39_connect(sarmuxVinMinus[39], vinMinus[39]);
	defparam sarmuxVinMinusMux_39_connect.sig_width = 1;

	// sarmuxVinMinusMux_40 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_40_connect(sarmuxVinMinus[40], vinMinus[40]);
	defparam sarmuxVinMinusMux_40_connect.sig_width = 1;

	// sarmuxVinMinusMux_41 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_41_connect(sarmuxVinMinus[41], vinMinus[41]);
	defparam sarmuxVinMinusMux_41_connect.sig_width = 1;

	// sarmuxVinMinusMux_42 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_42_connect(sarmuxVinMinus[42], vinMinus[42]);
	defparam sarmuxVinMinusMux_42_connect.sig_width = 1;

	// sarmuxVinMinusMux_43 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_43_connect(sarmuxVinMinus[43], vinMinus[43]);
	defparam sarmuxVinMinusMux_43_connect.sig_width = 1;

	// sarmuxVinMinusMux_44 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_44_connect(sarmuxVinMinus[44], vinMinus[44]);
	defparam sarmuxVinMinusMux_44_connect.sig_width = 1;

	// sarmuxVinMinusMux_45 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_45_connect(sarmuxVinMinus[45], vinMinus[45]);
	defparam sarmuxVinMinusMux_45_connect.sig_width = 1;

	// sarmuxVinMinusMux_46 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_46_connect(sarmuxVinMinus[46], vinMinus[46]);
	defparam sarmuxVinMinusMux_46_connect.sig_width = 1;

	// sarmuxVinMinusMux_47 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_47_connect(sarmuxVinMinus[47], vinMinus[47]);
	defparam sarmuxVinMinusMux_47_connect.sig_width = 1;

	// sarmuxVinMinusMux_48 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_48_connect(sarmuxVinMinus[48], vinMinus[48]);
	defparam sarmuxVinMinusMux_48_connect.sig_width = 1;

	// sarmuxVinMinusMux_49 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_49_connect(sarmuxVinMinus[49], vinMinus[49]);
	defparam sarmuxVinMinusMux_49_connect.sig_width = 1;

	// sarmuxVinMinusMux_50 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_50_connect(sarmuxVinMinus[50], vinMinus[50]);
	defparam sarmuxVinMinusMux_50_connect.sig_width = 1;

	// sarmuxVinMinusMux_51 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_51_connect(sarmuxVinMinus[51], vinMinus[51]);
	defparam sarmuxVinMinusMux_51_connect.sig_width = 1;

	// sarmuxVinMinusMux_52 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_52_connect(sarmuxVinMinus[52], vinMinus[52]);
	defparam sarmuxVinMinusMux_52_connect.sig_width = 1;

	// sarmuxVinMinusMux_53 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_53_connect(sarmuxVinMinus[53], vinMinus[53]);
	defparam sarmuxVinMinusMux_53_connect.sig_width = 1;

	// sarmuxVinMinusMux_54 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_54_connect(sarmuxVinMinus[54], vinMinus[54]);
	defparam sarmuxVinMinusMux_54_connect.sig_width = 1;

	// sarmuxVinMinusMux_55 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_55_connect(sarmuxVinMinus[55], vinMinus[55]);
	defparam sarmuxVinMinusMux_55_connect.sig_width = 1;

	// sarmuxVinMinusMux_56 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_56_connect(sarmuxVinMinus[56], vinMinus[56]);
	defparam sarmuxVinMinusMux_56_connect.sig_width = 1;

	// sarmuxVinMinusMux_57 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_57_connect(sarmuxVinMinus[57], vinMinus[57]);
	defparam sarmuxVinMinusMux_57_connect.sig_width = 1;

	// sarmuxVinMinusMux_58 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_58_connect(sarmuxVinMinus[58], vinMinus[58]);
	defparam sarmuxVinMinusMux_58_connect.sig_width = 1;

	// sarmuxVinMinusMux_59 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_59_connect(sarmuxVinMinus[59], vinMinus[59]);
	defparam sarmuxVinMinusMux_59_connect.sig_width = 1;

	// sarmuxVinMinusMux_60 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_60_connect(sarmuxVinMinus[60], vinMinus[60]);
	defparam sarmuxVinMinusMux_60_connect.sig_width = 1;

	// sarmuxVinMinusMux_61 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_61_connect(sarmuxVinMinus[61], vinMinus[61]);
	defparam sarmuxVinMinusMux_61_connect.sig_width = 1;

	// sarmuxVinMinusMux_62 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_62_connect(sarmuxVinMinus[62], vinMinus[62]);
	defparam sarmuxVinMinusMux_62_connect.sig_width = 1;

	// sarmuxVinMinusMux_63 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 sarmuxVinMinusMux_63_connect(sarmuxVinMinus[63], vinMinus[63]);
	defparam sarmuxVinMinusMux_63_connect.sig_width = 1;


	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("8033E1AF-BF3E-4071-8785-2960FD1E3424"),
		  .name("System wide reference"))
		vRef_4
		 (.vout(Net_1379));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("8033E1AF-BF3E-4071-8785-2960FD1E3424"),
		  .name("System wide reference"))
		vRef_5
		 (.vout(Net_1382));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("8033E1AF-BF3E-4071-8785-2960FD1E3424"),
		  .name("System wide reference"))
		vRef_6
		 (.vout(Net_1385));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("8033E1AF-BF3E-4071-8785-2960FD1E3424"),
		  .name("System wide reference"))
		vRef_7
		 (.vout(Net_1388));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("27E55207-D708-4E0A-9CA9-208BEFB90B23"),
		  .name("CY_INTERNAL_VSSA_KELVIN"))
		vssa_kelvin_3
		 (.vout(Net_1406));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("27E55207-D708-4E0A-9CA9-208BEFB90B23"),
		  .name("CY_INTERNAL_VSSA_KELVIN"))
		vssa_kelvin_2
		 (.vout(Net_1402));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("27E55207-D708-4E0A-9CA9-208BEFB90B23"),
		  .name("CY_INTERNAL_VSSA_KELVIN"))
		vssa_kelvin_1
		 (.vout(Net_1399));



	cy_vref_v1_0
		#(.autoenable(1),
		  .guid("27E55207-D708-4E0A-9CA9-208BEFB90B23"),
		  .name("CY_INTERNAL_VSSA_KELVIN"))
		vssa_kelvin_0
		 (.vout(Net_1405));


	// vrefMuxRemoved (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 vrefMuxRemoved_connect(vref, Net_1448);
	defparam vrefMuxRemoved_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_87 (
        .noconnect(Net_1448));

    Bus_Connect_v2_40 intermbc (
        .in_bus(Net_1523[0:0]),
        .out_bus(t_fvinternal[0]));
    defparam intermbc.in_width = 1;
    defparam intermbc.out_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_81 (
        .noconnect(Net_983));

    Bus_Connect_v2_40 agndbc (
        .in_bus(filterVagnd),
        .out_bus(t_fvinternal[1]));
    defparam agndbc.in_width = 1;
    defparam agndbc.out_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_80 (
        .noconnect(Net_1506));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_82 (
        .noconnect(Net_1507));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_83 (
        .noconnect(Net_1504));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_84 (
        .noconnect(Net_1530));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_85 (
        .noconnect(Net_1529));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_86 (
        .noconnect(Net_1528));

    Bus_Connect_v2_40 vinPlusConnect (
        .in_bus(sarmuxVinPlus[63:0]),
        .out_bus(Net_339[3:0]));
    defparam vinPlusConnect.in_width = 64;
    defparam vinPlusConnect.out_width = 4;


    cy_connect_v1_0 t_fvout__cy_connect_v1_0(t_fvout, filterVout);
    defparam t_fvout__cy_connect_v1_0.sig_width = 1;


endmodule

// OpAmp_P4_v1_20(Compensation=3, DeepSleepSupport=false, Mode=1, OutputCurrent=1, Power=3, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=OpAmp_P4_v1_20, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=RefBuffer, CY_INSTANCE_SHORT_NAME=RefBuffer, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=20, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=RefBuffer, )
module OpAmp_P4_v1_20_1 (
    Vplus,
    Vout,
    Vminus);
    inout       Vplus;
    electrical  Vplus;
    inout       Vout;
    electrical  Vout;
    inout       Vminus;
    electrical  Vminus;


          wire  Net_12;
    electrical  Net_29;
    electrical  Net_19;
    electrical  Net_18;
    electrical  Net_9;

    cy_psoc4_abuf_v1_0 cy_psoc4_abuf (
        .vplus(Vplus),
        .vminus(Net_9),
        .vout1(Net_18),
        .vout10(Net_19),
        .rs_bot(Net_29),
        .cmpout(Net_12));
    defparam cy_psoc4_abuf.deepsleep_available = 0;
    defparam cy_psoc4_abuf.has_resistor = 0;
    defparam cy_psoc4_abuf.needs_dsab = 0;

	// cy_analog_virtualmux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_1_connect(Net_9, Vout);
	defparam cy_analog_virtualmux_1_connect.sig_width = 1;

	// cy_analog_virtualmux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_2_connect(Vout, Net_19);
	defparam cy_analog_virtualmux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_29));



endmodule

// PVref_P4_v1_0(RefSource=0, SelOutputVoltage=16, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=PVref_P4_v1_0, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=PVref, CY_INSTANCE_SHORT_NAME=PVref, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=PVref, )
module PVref_P4_v1_0_2 (
    Vout);
    inout       Vout;
    electrical  Vout;



    cy_psoc4_pref_v1_0 cy_psoc4_pref (
        .vout(Vout));



endmodule

// OpAmp_P4_v1_20(Compensation=3, DeepSleepSupport=false, Mode=0, OutputCurrent=1, Power=3, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=OpAmp_P4_v1_20, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=PIRAmplifierStage1, CY_INSTANCE_SHORT_NAME=PIRAmplifierStage1, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=20, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=PIRAmplifierStage1, )
module OpAmp_P4_v1_20_3 (
    Vplus,
    Vout,
    Vminus);
    inout       Vplus;
    electrical  Vplus;
    inout       Vout;
    electrical  Vout;
    inout       Vminus;
    electrical  Vminus;


          wire  Net_12;
    electrical  Net_29;
    electrical  Net_19;
    electrical  Net_18;
    electrical  Net_9;

    cy_psoc4_abuf_v1_0 cy_psoc4_abuf (
        .vplus(Vplus),
        .vminus(Net_9),
        .vout1(Net_18),
        .vout10(Net_19),
        .rs_bot(Net_29),
        .cmpout(Net_12));
    defparam cy_psoc4_abuf.deepsleep_available = 0;
    defparam cy_psoc4_abuf.has_resistor = 0;
    defparam cy_psoc4_abuf.needs_dsab = 0;

	// cy_analog_virtualmux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_1_connect(Net_9, Vminus);
	defparam cy_analog_virtualmux_1_connect.sig_width = 1;

	// cy_analog_virtualmux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_2_connect(Vout, Net_19);
	defparam cy_analog_virtualmux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_29));



endmodule

// PGA_P4_v1_0(DeepSleepOperation=0, Gain=0, OutputBuffer=0, Power=3, Vref_Input=1, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=PGA_P4_v1_0, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=PIRAmplifierStage2, CY_INSTANCE_SHORT_NAME=PIRAmplifierStage2, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=PIRAmplifierStage2, )
module PGA_P4_v1_0_4 (
    Vin,
    Vref,
    Vout);
    inout       Vin;
    electrical  Vin;
    inout       Vref;
    electrical  Vref;
    inout       Vout;
    electrical  Vout;


    electrical  Net_51;
          wire  Net_12;
    electrical  Net_29;
    electrical  Net_39;
    electrical  Net_19;
    electrical  Net_18;

    cy_psoc4_abuf_v1_0 cy_psoc4_abuf (
        .vplus(Vin),
        .vminus(Net_29),
        .vout1(Net_18),
        .vout10(Net_19),
        .rs_bot(Net_39),
        .cmpout(Net_12));
    defparam cy_psoc4_abuf.deepsleep_available = 0;
    defparam cy_psoc4_abuf.has_resistor = 1;
    defparam cy_psoc4_abuf.needs_dsab = 0;

	// cy_analog_virtualmux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_2_connect(Vout, Net_18);
	defparam cy_analog_virtualmux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_29));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_2 (
        .noconnect(Net_51));

	// cy_analog_virtualmux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_1_connect(Net_39, Vref);
	defparam cy_analog_virtualmux_1_connect.sig_width = 1;



endmodule

// SCB_P4_v3_20(ApplySbClockParam=false, BitWidthReplacementStringRx=uint8, BitWidthReplacementStringTx=uint8, BufNum=1, Cond=#, DBGW_SCB_IP_V0=false, DBGW_SCB_IP_V1=false, DBGW_SCB_IP_V2=true, DW_Hide_i2c=false, DW_Hide_Scbv0Feature=true, DW_Hide_Scbv2Feature=false, DW_Hide_Spi=true, DW_Hide_Uart=true, DW_Hide_UartFlowControl=true, DW_INTR_SPI_EC=, DW_INTR_SPI_EC_MASK=, DW_INTR_SPI_EC_MASKED=, DW_SPI_CTRL=, DW_SPI_STATUS=, DW_UART_CTRL=, DW_UART_FLOW_CTRL=, DW_UART_RX_CTRL=, DW_UART_TX_CTRL=, EndCond=#endif, EzI2cBitWidthReplacementString=uint8, EzI2cBusVoltage=3.3, EzI2cByteModeEnable=false, EzI2cClkFreqDes=1550, EzI2cClockFromTerm=false, EzI2cClockStretching=true, EzI2cDataRate=100, EzI2cIsPrimarySlaveAddressHex=true, EzI2cIsSecondarySlaveAddressHex=true, EzI2cMedianFilterEnable=true, EzI2cNumberOfAddresses=0, EzI2cOvsFactor=16, EzI2cPrimarySlaveAddress=8, EzI2cSecondarySlaveAddress=8, EzI2cSlaveAddressMask=254, EzI2cSlewRate=0, EzI2cSubAddressSize=0, EzI2cWakeEnable=false, I2cAcceptAddress=false, I2cAcceptGeneralCall=false, I2cBusVoltage=3.3, I2cBusVoltageLevel=, I2cByteModeEnable=false, I2cClkFreqDes=1600, I2cClockFromTerm=false, I2cDataRate=100, I2cExternIntrHandler=false, I2cIsSlaveAddressHex=true, I2cIsSlaveAddressMaskHex=true, I2cManualOversampleControl=true, I2cMedianFilterEnable=true, I2cMode=2, I2cOvsFactor=16, I2cOvsFactorHigh=8, I2cOvsFactorLow=8, I2cSlaveAddress=8, I2cSlaveAddressMask=254, I2cSlewRate=0, I2cSlewRateSettings=0, I2cWakeEnable=false, PinLocationP4A=true, PinName0Unconfig=uart_rx_i2c_scl_spi_mosi, PinName0UnconfigWake=uart_rx_wake_i2c_scl_spi_mosi, PinName1Unconfig=uart_tx_i2c_sda_spi_miso, PinName2Unconfig=uart_cts_spi_sclk, PinName3Unconfig=uart_rts_spi_ss0, Pn0Unconfig=RX_SCL_MOSI, Pn0UnconfigWake=RX_WAKE_SCL_MOSI, Pn1Unconfig=TX_SDA_MISO, Pn2Unconfig=CTS_SCLK, Pn3Unconfig=RTS_SS0, RemoveI2cPins=false, RemoveMisoSdaTx=true, RemoveMosiSclRx=true, RemoveMosiSclRxWake=true, RemoveScbClk=false, RemoveScbIrq=false, RemoveSpiMasterMiso=true, RemoveSpiMasterMosi=true, RemoveSpiMasterPins=true, RemoveSpiMasterSclk=true, RemoveSpiMasterSs0Pin=true, RemoveSpiMasterSs1Pin=true, RemoveSpiMasterSs2Pin=true, RemoveSpiMasterSs3Pin=true, RemoveSpiSclk=true, RemoveSpiSlaveMiso=true, RemoveSpiSlaveMosi=true, RemoveSpiSlavePins=true, RemoveSpiSs0=true, RemoveSpiSs1=true, RemoveSpiSs2=true, RemoveSpiSs3=true, RemoveUartCtsPin=true, RemoveUartRtsPin=true, RemoveUartRxPin=true, RemoveUartRxTxPin=true, RemoveUartRxWake=true, RemoveUartRxWakeupIrq=true, RemoveUartTxPin=true, RxTriggerOutputEnable=false, ScbClkFreqDes=1550, ScbClkMinusTolerance=0, ScbClkPlusTolerance=725.806451612903, ScbClockSelect=1, ScbClockTermEnable=false, ScbCustomIntrHandlerEnable=true, ScbInterruptTermEnable=false, ScbMisoSdaTxEnable=true, ScbMode=8, ScbModeHw=0, ScbMosiSclRxEnable=true, ScbRxWakeIrqEnable=false, ScbSclkEnable=false, ScbSs0Enable=false, ScbSs1Enable=false, ScbSs2Enable=false, ScbSs3Enable=false, ScbSymbolVisibility=0, SpiBitRate=1000, SpiBitsOrder=1, SpiByteModeEnable=false, SpiClkFreqDes=16000, SpiClockFromTerm=false, SpiFreeRunningSclk=false, SpiInterruptMode=0, SpiIntrMasterSpiDone=false, SpiIntrRxFull=false, SpiIntrRxNotEmpty=false, SpiIntrRxOverflow=false, SpiIntrRxTrigger=false, SpiIntrRxUnderflow=false, SpiIntrSlaveBusError=false, SpiIntrTxEmpty=false, SpiIntrTxNotFull=false, SpiIntrTxOverflow=false, SpiIntrTxTrigger=false, SpiIntrTxUnderflow=false, SpiLateMisoSampleEnable=false, SpiManualOversampleControl=true, SpiMasterMode=false, SpiMedianFilterEnable=false, SpimMisoTermEnable=false, SpimMosiTermEnable=false, SpiMode=0, SpimSclkTermEnable=false, SpimSs0TermEnable=false, SpimSs1TermEnable=false, SpimSs2TermEnable=false, SpimSs3TermEnable=false, SpiNumberOfRxDataBits=8, SpiNumberOfSelectLines=1, SpiNumberOfTxDataBits=8, SpiOvsFactor=16, SpiRemoveMiso=false, SpiRemoveMosi=false, SpiRemoveSclk=false, SpiRxBufferSize=8, SpiRxIntrMask=0, SpiRxOutputEnable=false, SpiRxTriggerLevel=7, SpiSclkMode=0, SpiSlaveMode=false, SpiSmartioEnable=false, SpisMisoTermEnable=false, SpisMosiTermEnable=false, SpiSs0Polarity=0, SpiSs1Polarity=0, SpiSs2Polarity=0, SpiSs3Polarity=0, SpisSclkTermEnable=false, SpisSsTermEnable=false, SpiSubMode=0, SpiTransferSeparation=1, SpiTxBufferSize=8, SpiTxIntrMask=0, SpiTxOutputEnable=false, SpiTxTriggerLevel=0, SpiWakeEnable=false, TermMode_clock=0, TermMode_interrupt=0, TermVisibility_clock=false, TermVisibility_interrupt=false, TriggerOutputEnable=false, TxTriggerOutputEnable=false, UartByteModeEnable=false, UartClkFreqDes=1382.4, UartClockFromTerm=false, UartCtsEnable=false, UartCtsPolarity=0, UartCtsTermEnable=false, UartDataRate=115200, UartDirection=3, UartDropOnFrameErr=false, UartDropOnParityErr=false, UartInterruptMode=0, UartIntrRxFrameErr=false, UartIntrRxFull=false, UartIntrRxNotEmpty=false, UartIntrRxOverflow=false, UartIntrRxParityErr=false, UartIntrRxTrigger=false, UartIntrRxUnderflow=false, UartIntrTxEmpty=false, UartIntrTxNotFull=false, UartIntrTxOverflow=false, UartIntrTxTrigger=false, UartIntrTxUartDone=false, UartIntrTxUartLostArb=false, UartIntrTxUartNack=false, UartIntrTxUnderflow=false, UartIrdaLowPower=false, UartIrdaPolarity=0, UartMedianFilterEnable=false, UartMpEnable=false, UartMpRxAcceptAddress=false, UartMpRxAddress=2, UartMpRxAddressMask=255, UartNumberOfDataBits=8, UartNumberOfStopBits=2, UartOvsFactor=12, UartParityType=2, UartRtsEnable=false, UartRtsPolarity=0, UartRtsTermEnable=false, UartRtsTriggerLevel=4, UartRxBufferSize=8, UartRxEnable=false, UartRxIntrMask=0, UartRxOutputEnable=false, UartRxTermEnable=false, UartRxTriggerLevel=7, UartSmartioEnable=false, UartSmCardRetryOnNack=false, UartSubMode=0, UartTxBufferSize=8, UartTxEnable=false, UartTxIntrMask=0, UartTxOutputEnable=false, UartTxTermEnable=false, UartTxTriggerLevel=0, UartWakeEnable=false, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=SCB_P4_v3_20, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=EzI2C, CY_INSTANCE_SHORT_NAME=EzI2C, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=20, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=EzI2C, )
module SCB_P4_v3_20_5 (
    cts_in,
    tx_out,
    rts_out,
    interrupt,
    clock,
    rx_tr_out,
    tx_tr_out,
    s_mosi,
    s_sclk,
    s_ss,
    m_miso,
    m_mosi,
    m_sclk,
    m_ss0,
    m_ss1,
    m_ss2,
    m_ss3,
    s_miso,
    rx_in);
    input       cts_in;
    output      tx_out;
    output      rts_out;
    output      interrupt;
    input       clock;
    output      rx_tr_out;
    output      tx_tr_out;
    input       s_mosi;
    input       s_sclk;
    input       s_ss;
    input       m_miso;
    output      m_mosi;
    output      m_sclk;
    output      m_ss0;
    output      m_ss1;
    output      m_ss2;
    output      m_ss3;
    output      s_miso;
    input       rx_in;


          wire  uncfg_rx_irq;
          wire  sclk_m_wire;
          wire  Net_1264;
          wire  Net_1258;
          wire  rx_irq;
          wire [3:0] select_m_wire;
          wire  Net_1099;
          wire  Net_1090;
          wire  Net_467;
          wire  Net_1316;
          wire  Net_252;
          wire  Net_1089;
          wire  Net_1320;
          wire  Net_1257;
          wire  sclk_s_wire;
          wire  Net_1268;
          wire  Net_1297;
          wire  Net_547;
          wire  Net_1001;
          wire  mosi_s_wire;
          wire  rts_wire;
          wire  mosi_m_wire;
          wire  Net_891;
          wire  Net_1263;
          wire  miso_s_wire;
          wire  cts_wire;
          wire  Net_899;
          wire  tx_wire;
          wire  Net_1028;
          wire  rx_wire;
          wire  Net_916;
          wire  Net_1000;
          wire  scl_wire;
          wire  miso_m_wire;
          wire  Net_1172;
          wire  Net_1170;
          wire  select_s_wire;
          wire  sda_wire;
          wire  Net_847;


	cy_clock_v1_0
		#(.id("94467288-781c-449d-8a00-1eac0c6b2b59/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("645161290.322581"),
		  .is_direct(0),
		  .is_digital(0))
		SCBCLK
		 (.clock_out(Net_847));


	// select_s_VM (cy_virtualmux_v1_0)
	assign select_s_wire = s_ss;

	// rx_VM (cy_virtualmux_v1_0)
	assign rx_wire = rx_in;

	// rx_wake_VM (cy_virtualmux_v1_0)
	assign Net_1257 = uncfg_rx_irq;

	// clock_VM (cy_virtualmux_v1_0)
	assign Net_1170 = Net_847;

	// sclk_s_VM (cy_virtualmux_v1_0)
	assign sclk_s_wire = s_sclk;

	// mosi_s_VM (cy_virtualmux_v1_0)
	assign mosi_s_wire = s_mosi;

	// miso_m_VM (cy_virtualmux_v1_0)
	assign miso_m_wire = m_miso;

	wire [0:0] tmpOE__sda_net;
	wire [0:0] tmpFB_0__sda_net;
	wire [0:0] tmpINTERRUPT_0__sda_net;
	electrical [0:0] tmpSIOVREF__sda_net;

	cy_psoc3_pins_v1_10
		#(.id("94467288-781c-449d-8a00-1eac0c6b2b59/5382e105-1382-4a2e-b9f4-3bb2feba71e0"),
		  .drive_mode(3'b100),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("B"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		sda
		 (.oe(tmpOE__sda_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__sda_net[0:0]}),
		  .io({sda_wire}),
		  .siovref(tmpSIOVREF__sda_net),
		  .interrupt({tmpINTERRUPT_0__sda_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__sda_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__scl_net;
	wire [0:0] tmpFB_0__scl_net;
	wire [0:0] tmpINTERRUPT_0__scl_net;
	electrical [0:0] tmpSIOVREF__scl_net;

	cy_psoc3_pins_v1_10
		#(.id("94467288-781c-449d-8a00-1eac0c6b2b59/22863ebe-a37b-476f-b252-6e49a8c00b12"),
		  .drive_mode(3'b100),
		  .ibuf_enabled(1'b1),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("B"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b00),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		scl
		 (.oe(tmpOE__scl_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__scl_net[0:0]}),
		  .io({scl_wire}),
		  .siovref(tmpSIOVREF__scl_net),
		  .interrupt({tmpINTERRUPT_0__scl_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__scl_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    ZeroTerminal ZeroTerminal_7 (
        .z(Net_1099));


    assign Net_1258 = Net_1099 | Net_847;


	cy_isr_v1_0
		#(.int_type(2'b10))
		SCB_IRQ
		 (.int_signal(interrupt));


	// cts_VM (cy_virtualmux_v1_0)
	assign cts_wire = cts_in;

    cy_m0s8_scb_v2_0 SCB (
        .rx(rx_wire),
        .miso_m(miso_m_wire),
        .select_m(select_m_wire[3:0]),
        .sclk_m(sclk_m_wire),
        .mosi_s(mosi_s_wire),
        .select_s(select_s_wire),
        .sclk_s(sclk_s_wire),
        .mosi_m(mosi_m_wire),
        .scl(scl_wire),
        .sda(sda_wire),
        .tx(tx_wire),
        .miso_s(miso_s_wire),
        .interrupt(interrupt),
        .cts(cts_wire),
        .rts(rts_wire),
        .tx_req(tx_tr_out),
        .rx_req(rx_tr_out),
        .clock(Net_1170));
    defparam SCB.scb_mode = 0;

	// Device_VM4 (cy_virtualmux_v1_0)
	assign uncfg_rx_irq = Net_1028;


    assign tx_out = tx_wire;

    assign rts_out = rts_wire;

    assign m_mosi = mosi_m_wire;

    assign m_sclk = sclk_m_wire;

    assign m_ss0 = select_m_wire[0];

    assign m_ss1 = select_m_wire[1];

    assign m_ss2 = select_m_wire[2];

    assign m_ss3 = select_m_wire[3];

    assign s_miso = miso_s_wire;


endmodule

// TCPWM_P4_v2_10(Clock_CheckTolerance=true, Clock_desired_freq=12, Clock_desired_freq_unit=6, Clock_divisor=1, Clock_FractDividerDenominator=0, Clock_FractDividerNumerator=0, Clock_FractDividerUsed=false, Clock_is_direct=false, Clock_is_divider=false, Clock_is_freq=true, Clock_minus_tolerance=5, Clock_ph_align_clock_id=, Clock_ph_align_clock_name=, Clock_plus_tolerance=5, Clock_source_clock_id=, Clock_source_clock_name=, PinVisibility_index=false, PinVisibility_kill=false, PinVisibility_phiA=false, PinVisibility_phiB=false, PinVisibility_switch=false, PWMCompare=65535, PWMCompareBuf=65535, PWMCompareSwap=0, PWMCountMode=3, PWMCountPresent=false, PWMDeadTimeCycle=0, PWMInterruptMask=1, PWMKillEvent=0, PWMLinenSignal=0, PWMLineSignal=0, PWMMode=4, PWMPeriod=65535, PWMPeriodBuf=65535, PWMPeriodSwap=0, PWMPrescaler=0, PWMReloadMode=0, PWMReloadPresent=false, PWMRunMode=0, PWMSetAlign=0, PWMStartMode=0, PWMStartPresent=false, PWMStopEvent=0, PWMStopMode=0, PWMStopPresent=false, PWMSwitchMode=0, PWMSwitchPresent=false, QuadAutoStart=false, QuadEncodingModes=0, QuadIndexMode=0, QuadIndexPresent=false, QuadInterruptMask=1, QuadPhiAMode=3, QuadPhiBMode=3, QuadStopMode=0, QuadStopPresent=false, TCCaptureMode=0, TCCapturePresent=false, TCCompare=2500, TCCompareBuf=65535, TCCompareSwap=0, TCCompCapMode=0, TCCountingModes=1, TCCountMode=3, TCCountPresent=false, TCInterruptMask=1, TCPeriod=4999, TCPrescaler=0, TCPWMCapturePresent=false, TCPWMConfig=1, TCPWMCountPresent=false, TCPWMReloadPresent=false, TCPWMStartPresent=false, TCPWMStopPresent=false, TCReloadMode=0, TCReloadPresent=false, TCRunMode=0, TCStartMode=0, TCStartPresent=false, TCStopMode=0, TCStopPresent=false, TermMode_capture=0, TermMode_cc=0, TermMode_clock=0, TermMode_count=0, TermMode_interrupt=0, TermMode_line=0, TermMode_line_n=0, TermMode_ov=0, TermMode_reload=0, TermMode_start=0, TermMode_stop=0, TermMode_un=0, TermModeStates=, TermVisibility_capture=false, TermVisibility_cc=true, TermVisibility_clock=true, TermVisibility_count=false, TermVisibility_interrupt=true, TermVisibility_line=false, TermVisibility_line_n=false, TermVisibility_ov=true, TermVisibility_reload=false, TermVisibility_start=false, TermVisibility_stop=false, TermVisibility_un=true, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=TCPWM_P4_v2_10, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=Timebase5s, CY_INSTANCE_SHORT_NAME=Timebase5s, CY_MAJOR_VERSION=2, CY_MINOR_VERSION=10, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=Timebase5s, )
module TCPWM_P4_v2_10_6 (
    stop,
    reload,
    start,
    count,
    capture,
    interrupt,
    ov,
    un,
    cc,
    line,
    line_n,
    clock);
    input       stop;
    input       reload;
    input       start;
    input       count;
    input       capture;
    output      interrupt;
    output      ov;
    output      un;
    output      cc;
    output      line;
    output      line_n;
    input       clock;


          wire  Net_64;
          wire  Net_63;
          wire  Net_85;
          wire  Net_62;
          wire  Net_110;
          wire  Net_95;
          wire  Net_106;
          wire  Net_104;
          wire  Net_109;
          wire  Net_98;
          wire  Net_108;
          wire  Net_101;
          wire  Net_66;
          wire  Net_81;
          wire  Net_75;
          wire  Net_69;
          wire  Net_82;
          wire  Net_72;

    cy_m0s8_tcpwm_v1_0 cy_m0s8_tcpwm_1 (
        .capture(Net_75),
        .underflow(un),
        .overflow(ov),
        .line_out_compl(line_n),
        .line_out(line),
        .compare_match(cc),
        .interrupt(interrupt),
        .count(Net_69),
        .reload(Net_66),
        .stop(Net_82),
        .start(Net_72),
        .clock(Net_81));

	// VMux_reload (cy_virtualmux_v1_0)
	assign Net_66 = reload;

	// VMux_count (cy_virtualmux_v1_0)
	assign Net_69 = count;

	// VMux_start (cy_virtualmux_v1_0)
	assign Net_72 = start;

	// VMux_capture (cy_virtualmux_v1_0)
	assign Net_75 = capture;

	// VMux_stop (cy_virtualmux_v1_0)
	assign Net_82 = stop;

	// VMux_clock (cy_virtualmux_v1_0)
	assign Net_81 = clock;



endmodule

// OpAmp_P4_v1_20(Compensation=3, DeepSleepSupport=false, Mode=0, OutputCurrent=1, Power=2, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=OpAmp_P4_v1_20, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=<:default:>, CY_FITTER_NAME=Opamp_1, CY_INSTANCE_SHORT_NAME=Opamp_1, CY_MAJOR_VERSION=1, CY_MINOR_VERSION=20, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=Opamp_1, )
module OpAmp_P4_v1_20_7 (
    Vplus,
    Vout,
    Vminus);
    inout       Vplus;
    electrical  Vplus;
    inout       Vout;
    electrical  Vout;
    inout       Vminus;
    electrical  Vminus;


          wire  Net_12;
    electrical  Net_29;
    electrical  Net_19;
    electrical  Net_18;
    electrical  Net_9;

    cy_psoc4_abuf_v1_0 cy_psoc4_abuf (
        .vplus(Vplus),
        .vminus(Net_9),
        .vout1(Net_18),
        .vout10(Net_19),
        .rs_bot(Net_29),
        .cmpout(Net_12));
    defparam cy_psoc4_abuf.deepsleep_available = 0;
    defparam cy_psoc4_abuf.has_resistor = 0;
    defparam cy_psoc4_abuf.needs_dsab = 0;

	// cy_analog_virtualmux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_1_connect(Net_9, Vminus);
	defparam cy_analog_virtualmux_1_connect.sig_width = 1;

	// cy_analog_virtualmux_2 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_2_connect(Vout, Net_19);
	defparam cy_analog_virtualmux_2_connect.sig_width = 1;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_29));



endmodule

// CapSense_P4_v3_0(AdcAmuxbInputEnable=false, AdcAzEnable=false, AdcAzTime=10, AdcDedicatedChannels=1, AdcEnable=false, AdcPinAlias=Ch0, AdcResolution=10, AdcSelectAmuxBusChannel=0, AdcTotalChannels=1, AdcVref=-1, BaselineType=0, BlockOffAfterScanEnable=false, Csd0IdacGainV1=4, Csd0IdacGainV2=2, Csd0PinAlias=Button0_Sns0, Button0_Sns1, Csd0PinCount=2, Csd0ShieldDelayV1=0, Csd0ShieldDelayV2=0, Csd0ShieldEnable=false, Csd0ShieldPrechargeSource=0, Csd0ShieldTankEnable=false, Csd0TotalShieldCount=1, Csd1IdacGainV1=4, Csd1IdacGainV2=2, Csd1PinAlias=, Csd1PinCount=0, Csd1ShieldDelayV1=0, Csd1ShieldDelayV2=0, Csd1ShieldEnable=false, Csd1ShieldPrechargeSource=0, Csd1ShieldTankEnable=false, Csd1TotalShieldCount=1, Csd2xEnable=false, CsdAutoZeroEnable=false, CsdAutoZeroTime=1, CsdCommonSenseClockEnable=false, CsdDedicatedIdacCompEnable=true, CsdDualIdacLevel=50, CsdEnable=true, CsdIdacAutoCalibrateEnable=true, CsdIdacCompEnable=true, CsdIdacConfig=0, CsdInactiveSensorConnection=0, CsdInitSwitchRes=1, CsdModClockFreq=24000, CsdNoiseMetricEnable=false, CsdNoiseMetricThreshold=1, CsdPrescanSettlingTime=5, CsdRawCountCalibrationLevel=85, CsdSenseClockFreq=3000, CsdSenseClockSource=0, CsdShieldSwitchRes=1, CsdSnsClockConstantR=1000, CsdTuningMode=0, CsdVrefV2=-1, Csx0IdacGainV1=4, Csx0IdacGainV2=1, Csx0PinAliasRx=, Csx0PinCountRx=0, Csx1IdacGainV1=4, Csx1IdacGainV2=1, Csx1PinAliasRx=, Csx1PinCountRx=0, Csx2xEnable=false, CsxAutoZeroEnable=false, CsxAutoZeroTime=1, CsxCommonTxClockEnable=false, CsxEnable=false, CsxIdacAutoCalibrateEnable=true, CsxIdacBitsUsedV1=8, CsxIdacBitsUsedV2=7, CsxInitSwitchRes=1, CsxMaxFingers=1, CsxMaxLocalPeaks=5, CsxModClockFreq=48000, CsxMultiphaseTxEnable=false, CsxNoiseMetricEnable=false, CsxNoiseMetricThreshold=1, CsxPinAliasMptx=, CsxPinAliasRx=, CsxPinAliasTx=, CsxPinCountMptx=0, CsxPinCountRx=0, CsxPinCountTx=0, CsxRawCountCalibrationLevel=40, CsxSkipAndOversampleNodes=false, CsxTxClockFreq=300, CsxTxClockSource=1, DataSheetCapSense=CapSense_P4_v3_0.pdf, DataSheetCapSenseAdc=CapSense_P4_ADC_v3_0.pdf, DoxygenMode=false, IsAdcSupported=false, IsCapSenseSupported=true, LowBaselineResetSize=8, MultiFreqScanEnable=false, NumCentroids=1, OffDebounceEnable=false, PosIirFilterCoeff=128, ProxAverageFilterEnable=false, ProxAverageFilterSampleSize=4, ProxCustomFilterEnable=false, ProxIirFilterBaselineN=1, ProxIirFilterBaselineType=2, ProxIirFilterEnable=false, ProxIirFilterRawCountN=128, ProxIirFilterRawCountType=1, ProxMedianFilterEnable=false, RegisterMapSelfTest=false, RegularAverageFilterEnable=false, RegularAverageFilterSampleSize=4, RegularCustomFilterEnable=false, RegularIirFilterBaselineN=1, RegularIirFilterBaselineType=2, RegularIirFilterEnable=true, RegularIirFilterRawCountN=128, RegularIirFilterRawCountType=1, RegularMedianFilterEnable=false, SelfTestEnable=false, SensorAutoResetEnable=false, SensorAutoResetMethod=0, SensorAutoResetSamplesCount=1000, ThresholdSize=16, TouchProxThresholdCoeff=300, TunerLayoutPreferences=, TunerOptionsPreferences=, TunerTouchpadPreferences=, TunerViewPreferences=, TunerWidgetData=, VddaValue=3.3, WidgetData=<?xml version="1.0" encoding="utf-16"?> <WidgetData xmlns:Version="3_0">   <Widget id="Button0" type="Button" mode="CSD" block="CSD0" slot="0">     <Angle>0</Angle>     <Orientation>Normal</Orientation>     <Location>       <X>2147483647</X>       <Y>2147483647</Y>     </Location>     <FlippedX>false</FlippedX>     <FlippedY>false</FlippedY>     <Flipped2D>false</Flipped2D>     <ScaleFactor>1</ScaleFactor>     <Properties>       <Sensitivity>500</Sensitivity>       <Diplexing>false</Diplexing>       <MaxPosition>100</MaxPosition>       <MaxXPosition>100</MaxXPosition>       <MaxYPosition>100</MaxYPosition>       <PositionFilter>None</PositionFilter>       <MultiphaseTx>false</MultiphaseTx>       <SenseClockFreq>187.5</SenseClockFreq>       <RowSenseClockFreq>3000</RowSenseClockFreq>       <TxClockFreq>300</TxClockFreq>       <ScanResolution>_16</ScanResolution>       <NumConversions>100</NumConversions>       <IdacMod>         <Idac0>32</Idac0>         <Idac1>32</Idac1>         <Idac2>32</Idac2>       </IdacMod>       <RowIdacMod>         <Idac0>32</Idac0>         <Idac1>32</Idac1>         <Idac2>32</Idac2>       </RowIdacMod>       <FingerThreshold>100</FingerThreshold>       <ProxTouchThreshold>200</ProxTouchThreshold>       <NoiseThreshold>40</NoiseThreshold>       <NegNoiseThreshold>40</NegNoiseThreshold>       <LowBaselineReset>30</LowBaselineReset>       <BaselineReset>1000</BaselineReset>       <BaselineUpdateThreshold>100</BaselineUpdateThreshold>       <Hysteresis>10</Hysteresis>       <OnDebounce>3</OnDebounce>       <OffDebounce>3</OffDebounce>       <Velocity>150</Velocity>     </Properties>     <Sensors>       <Sensor id="Sns0">         <Properties>           <IdacComp>             <Idac0>32</Idac0>             <Idac1>32</Idac1>             <Idac2>32</Idac2>           </IdacComp>           <Idacs />           <UseDedicatedPin>true</UseDedicatedPin>           <GangedPins />         </Properties>       </Sensor>       <Sensor id="Sns1">         <Properties>           <IdacComp>             <Idac0>32</Idac0>             <Idac1>32</Idac1>             <Idac2>32</Idac2>           </IdacComp>           <Idacs />           <UseDedicatedPin>true</UseDedicatedPin>           <GangedPins />         </Properties>       </Sensor>     </Sensors>   </Widget> </WidgetData>, CY_API_CALLBACK_HEADER_INCLUDE=, CY_COMPONENT_NAME=CapSense_P4_v3_0, CY_CONST_CONFIG=true, CY_CONTROL_FILE=<:default:>, CY_DATASHEET_FILE=CapSense_P4_v3_0.pdf, CY_FITTER_NAME=CSD, CY_INSTANCE_SHORT_NAME=CSD, CY_MAJOR_VERSION=3, CY_MINOR_VERSION=0, CY_PDL_DRIVER_NAME=, CY_PDL_DRIVER_REQ_VERSION=, CY_PDL_DRIVER_SUBGROUP=, CY_PDL_DRIVER_VARIANT=, CY_REMOVE=false, CY_SUPPRESS_API_GEN=false, CY_VERSION=PSoC Creator  4.0 Update 1, INSTANCE_NAME=CSD, )
module CapSense_P4_v3_0_8 ;


          wire  Net_146;
          wire  Net_147;
          wire  Net_75;
          wire  Net_48;
          wire  Net_47;
          wire  Net_46;
          wire  Net_44;
          wire  Net_54;
          wire  Net_55;
          wire  Net_56;
          wire  Net_57;
          wire  Net_92;
          wire  Net_93;
          wire  Net_323;
          wire  Net_322;
          wire  Net_321;
          wire [15:0] Net_320;
          wire  Net_319;
          wire  Net_318;
    electrical  Net_121;
          wire  Net_317;
          wire  Net_94;
          wire  Net_95;
          wire  Net_316;
    electrical  Net_122;
          wire  Net_120;
    electrical  Net_324;
    electrical  Net_82;
    electrical [1:0] Net_2;
    electrical  Net_84;
    electrical  Net_86;
    electrical  Net_13;
    electrical  Net_15;
    electrical  Net_150;
    electrical  Net_132;
    electrical  Net_314;
          wire  Net_1423;
    electrical  Net_66;


	cy_isr_v1_0
		#(.int_type(2'b10))
		ISR
		 (.int_signal(Net_120));


    cy_psoc4_csd2_v1_0 CSD (
        .sense(Net_2[1:0]),
        .csh(Net_84),
        .shield(Net_122),
        .cmod(Net_86),
        .sample_out(Net_316),
        .sense_in(Net_95),
        .clk(Net_1423),
        .irq(Net_120),
        .sample_in(Net_94),
        .sense_out(Net_317),
        .amuxa(Net_66),
        .tx(Net_121),
        .rx(Net_13),
        .amuxb(Net_324),
        .shield_pad(Net_15),
        .vref_ext(Net_150),
        .sampling(Net_318),
        .adc_on(Net_319),
        .count(Net_320[15:0]),
        .hscmp(Net_321),
        .cmod_en(Net_322),
        .csh_tank_en(Net_323),
        .start(Net_93),
        .count_val_sel(Net_92),
        .dedicated_io(Net_82),
        .adc_channel(Net_132));
    defparam CSD.adc_channel_count = 1;
    defparam CSD.is_capsense = 1;
    defparam CSD.rx_count = 1;
    defparam CSD.sensors_count = 2;
    defparam CSD.shield_count = 1;
    defparam CSD.tx_count = 1;

	wire [1:0] tmpOE__Sns_net;
	wire [1:0] tmpFB_1__Sns_net;
	wire [1:0] tmpIO_1__Sns_net;
	wire [0:0] tmpINTERRUPT_0__Sns_net;
	electrical [0:0] tmpSIOVREF__Sns_net;

	cy_psoc3_pins_v1_10
		#(.id("288d5225-a95e-4936-a4ad-ee9c659f6800/77715107-f8d5-47e5-a629-0fb83101ac6b"),
		  .drive_mode(6'b000_000),
		  .ibuf_enabled(2'b0_0),
		  .init_dr_st(2'b1_1),
		  .input_clk_en(0),
		  .input_sync(2'b0_0),
		  .input_sync_mode(2'b0_0),
		  .intr_mode(4'b00_00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(","),
		  .layout_mode("NONCONTIGUOUS"),
		  .oe_conn(2'b0_0),
		  .oe_reset(0),
		  .oe_sync(2'b0_0),
		  .output_clk_en(0),
		  .output_clock_mode(2'b0_0),
		  .output_conn(2'b0_0),
		  .output_mode(2'b0_0),
		  .output_reset(0),
		  .output_sync(2'b0_0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases("Button0_Sns0,Button0_Sns1"),
		  .pin_mode("AA"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(2'b1_1),
		  .sio_ibuf(""),
		  .sio_info(4'b00_00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(2'b0_0),
		  .spanning(1),
		  .use_annotation(2'b0_0),
		  .vtrip(4'b10_10),
		  .width(2),
		  .ovt_hyst_trim(2'b0_0),
		  .ovt_needed(2'b0_0),
		  .ovt_slew_control(4'b00_00),
		  .input_buffer_sel(4'b00_00))
		Sns
		 (.oe(tmpOE__Sns_net),
		  .y({2'b0}),
		  .fb({tmpFB_1__Sns_net[1:0]}),
		  .analog({Net_2[1:0]}),
		  .io({tmpIO_1__Sns_net[1:0]}),
		  .siovref(tmpSIOVREF__Sns_net),
		  .interrupt({tmpINTERRUPT_0__Sns_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Sns_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{2'b11} : {2'b11};

	// cy_analog_virtualmux_1 (cy_analog_virtualmux_v1_0)
	cy_connect_v1_0 cy_analog_virtualmux_1_connect(Net_314, Net_82);
	defparam cy_analog_virtualmux_1_connect.sig_width = 1;

    cy_psoc4_csidac2_v1_0 IDACMod (
        .en_a(Net_57),
        .iout(Net_66),
        .en_b(Net_56),
        .en_c(Net_55),
        .pol(Net_54));
    defparam IDACMod.leg3_needed = 0;

    cy_psoc4_csidac2_v1_0 IDACComp (
        .en_a(Net_44),
        .iout(Net_66),
        .en_b(Net_46),
        .en_c(Net_47),
        .pol(Net_48));
    defparam IDACComp.leg3_needed = 1;

    ZeroTerminal ZeroTerminal_1 (
        .z(Net_57));

    ZeroTerminal ZeroTerminal_2 (
        .z(Net_56));

    ZeroTerminal ZeroTerminal_3 (
        .z(Net_55));

    ZeroTerminal ZeroTerminal_4 (
        .z(Net_54));

    ZeroTerminal ZeroTerminal_5 (
        .z(Net_44));

    ZeroTerminal ZeroTerminal_6 (
        .z(Net_46));

    ZeroTerminal ZeroTerminal_7 (
        .z(Net_47));

    ZeroTerminal ZeroTerminal_8 (
        .z(Net_48));

	wire [0:0] tmpOE__Cmod_net;
	wire [0:0] tmpFB_0__Cmod_net;
	wire [0:0] tmpIO_0__Cmod_net;
	wire [0:0] tmpINTERRUPT_0__Cmod_net;
	electrical [0:0] tmpSIOVREF__Cmod_net;

	cy_psoc3_pins_v1_10
		#(.id("288d5225-a95e-4936-a4ad-ee9c659f6800/7850aeaf-db25-4eae-b828-015ef596b59e"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases("Cmod"),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b0),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Cmod
		 (.oe(tmpOE__Cmod_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Cmod_net[0:0]}),
		  .analog({Net_314}),
		  .io({tmpIO_0__Cmod_net[0:0]}),
		  .siovref(tmpSIOVREF__Cmod_net),
		  .interrupt({tmpINTERRUPT_0__Cmod_net[0:0]}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Cmod_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    ZeroTerminal ZeroTerminal_9 (
        .z(Net_95));

    ZeroTerminal ZeroTerminal_10 (
        .z(Net_94));

    ZeroTerminal ZeroTerminal_11 (
        .z(Net_93));

    ZeroTerminal ZeroTerminal_12 (
        .z(Net_92));


	cy_clock_v1_0
		#(.id("288d5225-a95e-4936-a4ad-ee9c659f6800/a8285cdc-5e81-40c0-8036-58ea5f8c1102"),
		  .source_clock_id("413DE2EF-D9F2-4233-A808-DFAF137FD877"),
		  .divisor(255),
		  .period("0"),
		  .is_direct(0),
		  .is_digital(0))
		ModClk
		 (.clock_out(Net_1423));


    ZeroTerminal ZeroTerminal_13 (
        .z(Net_147));


    assign Net_146 = Net_147 | Net_1423;

    cy_analog_noconnect_v1_0 cy_analog_noconnect_1 (
        .noconnect(Net_150));

    cy_analog_noconnect_v1_0 cy_analog_noconnect_2 (
        .noconnect(Net_324));



endmodule

// top
module top ;

    electrical  Net_3053;
    electrical  Net_3040;
          wire  Net_2601;
          wire  Net_2600;
          wire  Net_2599;
          wire  Net_2598;
          wire  Net_2597;
          wire  Net_2596;
          wire  Net_2595;
          wire  Net_2594;
          wire  Net_2593;
          wire  Net_2592;
          wire  Net_2591;
          wire  Net_2579;
          wire  Net_3072;
          wire  Net_3071;
          wire  Net_3070;
          wire  Net_3069;
          wire  Net_3068;
          wire  Net_3067;
          wire  Net_3066;
          wire  Net_3065;
          wire  Net_3064;
          wire  Net_3063;
          wire  Net_3062;
          wire  Net_3061;
          wire  Net_3060;
          wire  Net_3059;
          wire  Net_3058;
          wire  Net_3057;
          wire  Net_3056;
          wire  Net_3055;
          wire  Net_3054;
    electrical  Net_1515;
    electrical  Net_1592;
    electrical  Net_3033;
    electrical [1:0] Net_3032;
          wire  Net_3031;
    electrical  Net_3030;
          wire  Net_3029;
          wire  Net_3028;
          wire  Net_3027;
          wire  Net_3026;
          wire  Net_3025;
          wire  Net_3024;
    electrical  Net_3092;
          wire  Net_325;
    electrical  Net_1036;
    electrical  Net_1032;
    electrical  Net_1031;
    electrical  Net_3038;
    electrical  Net_1210;
    electrical  Net_1192;
    electrical  Net_3034;
    electrical  Net_1590;
    electrical  Net_2901;
    electrical  Net_2722;
    electrical  Net_2391;
    electrical  Net_2807;
    electrical  Net_2808;
    electrical  Net_2608;
    electrical  Net_2705;
    electrical  Net_1782;
    electrical  Net_1715;
    electrical  Net_1082;
    electrical  Net_1579;
    electrical  Net_1505;
    electrical  Net_1861;
    electrical  Net_1543;
    electrical  Net_1516;
    electrical  Net_1504;
    electrical  Net_1425;
    electrical  Net_1541;
    electrical  Net_1524;
    electrical  Net_1484;
    electrical  Net_1407;

    Scan_ADC_v1_20_0 ADC (
        .sdone(Net_3024),
        .eos(Net_3025),
        .t_chidv(Net_3026),
        .t_chid(Net_3027),
        .t_dav(Net_3028),
        .t_da(Net_3029),
        .t_fvout(Net_3030),
        .t_fvalid(Net_3031),
        .t_fvinternal(Net_3032[1:0]),
        .vagnd(Net_3033),
        .vinPlus_0(Net_2608),
        .vinMinus_0(Net_1590),
        .vinPlus_1(Net_2722),
        .vinMinus_1(Net_2705),
        .vinPlus_2(Net_2705),
        .vinMinus_2(Net_2901),
        .vinPlus_3(Net_3034),
        .vinMinus_3(Net_1590));

    OpAmp_P4_v1_20_1 RefBuffer (
        .Vplus(Net_1082),
        .Vout(Net_1590),
        .Vminus(Net_1592));

    cy_annotation_universal_v1_0 R58 (
        .connect({
            Net_1715,
            Net_1505
        })
    );
    defparam R58.comp_name = "Resistor_v1_0";
    defparam R58.port_names = "T1, T2";
    defparam R58.width = 2;

    cy_annotation_universal_v1_0 C52 (
        .connect({
            Net_1484,
            Net_1715
        })
    );
    defparam C52.comp_name = "Capacitor_v1_0";
    defparam C52.port_names = "T1, T2";
    defparam C52.width = 2;

    PVref_P4_v1_0_2 PVref (
        .Vout(Net_1082));

    cy_annotation_universal_v1_0 GND_3 (
        .connect({
            Net_1579
        })
    );
    defparam GND_3.comp_name = "Gnd_v1_0";
    defparam GND_3.port_names = "T1";
    defparam GND_3.width = 1;

    OpAmp_P4_v1_20_3 PIRAmplifierStage1 (
        .Vplus(Net_1425),
        .Vout(Net_1515),
        .Vminus(Net_1504));

	wire [0:0] tmpOE__Pin_PIRRef_net;
	wire [0:0] tmpFB_0__Pin_PIRRef_net;
	wire [0:0] tmpIO_0__Pin_PIRRef_net;
	wire [0:0] tmpINTERRUPT_0__Pin_PIRRef_net;
	electrical [0:0] tmpSIOVREF__Pin_PIRRef_net;

	cy_psoc3_pins_v1_10
		#(.id("f86011c9-dd9e-4028-ac1b-852f142555b2"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_PIRRef
		 (.oe(tmpOE__Pin_PIRRef_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_PIRRef_net[0:0]}),
		  .analog({Net_1504}),
		  .io({tmpIO_0__Pin_PIRRef_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_PIRRef_net),
		  .interrupt({tmpINTERRUPT_0__Pin_PIRRef_net[0:0]}),
		  .annotation({Net_1543}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_PIRRef_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    cy_annotation_universal_v1_0 R56 (
        .connect({
            Net_1524,
            Net_1505
        })
    );
    defparam R56.comp_name = "Resistor_v1_0";
    defparam R56.port_names = "T1, T2";
    defparam R56.width = 2;

    cy_annotation_universal_v1_0 C48 (
        .connect({
            Net_1407,
            Net_1524
        })
    );
    defparam C48.comp_name = "Capacitor_v1_0";
    defparam C48.port_names = "T1, T2";
    defparam C48.width = 2;

    cy_annotation_universal_v1_0 R55 (
        .connect({
            Net_1407,
            Net_1484
        })
    );
    defparam R55.comp_name = "Resistor_v1_0";
    defparam R55.port_names = "T1, T2";
    defparam R55.width = 2;

    cy_annotation_universal_v1_0 C49 (
        .connect({
            Net_1407,
            Net_1484
        })
    );
    defparam C49.comp_name = "Capacitor_v1_0";
    defparam C49.port_names = "T1, T2";
    defparam C49.width = 2;

	wire [0:0] tmpOE__Pin_PIR_net;
	wire [0:0] tmpFB_0__Pin_PIR_net;
	wire [0:0] tmpIO_0__Pin_PIR_net;
	wire [0:0] tmpINTERRUPT_0__Pin_PIR_net;
	electrical [0:0] tmpSIOVREF__Pin_PIR_net;

	cy_psoc3_pins_v1_10
		#(.id("44906ce7-f1c1-4a6d-94af-f4a5e140587f"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_PIR
		 (.oe(tmpOE__Pin_PIR_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_PIR_net[0:0]}),
		  .analog({Net_1425}),
		  .io({tmpIO_0__Pin_PIR_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_PIR_net),
		  .interrupt({tmpINTERRUPT_0__Pin_PIR_net[0:0]}),
		  .annotation({Net_1524}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_PIR_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    cy_annotation_universal_v1_0 GND_1 (
        .connect({
            Net_1484
        })
    );
    defparam GND_1.comp_name = "Gnd_v1_0";
    defparam GND_1.port_names = "T1";
    defparam GND_1.width = 1;

    cy_annotation_universal_v1_0 PWR_1 (
        .connect({
            Net_1541
        })
    );
    defparam PWR_1.comp_name = "Power_v1_0";
    defparam PWR_1.port_names = "T1";
    defparam PWR_1.width = 1;

    cy_annotation_universal_v1_0 R119 (
        .connect({
            Net_1505,
            Net_1543
        })
    );
    defparam R119.comp_name = "Resistor_v1_0";
    defparam R119.port_names = "T1, T2";
    defparam R119.width = 2;

    cy_annotation_universal_v1_0 R118 (
        .connect({
            Net_1543,
            Net_1516
        })
    );
    defparam R118.comp_name = "Resistor_v1_0";
    defparam R118.port_names = "T1, T2";
    defparam R118.width = 2;

	wire [0:0] tmpOE__Pin_AmpOut_net;
	wire [0:0] tmpFB_0__Pin_AmpOut_net;
	wire [0:0] tmpIO_0__Pin_AmpOut_net;
	wire [0:0] tmpINTERRUPT_0__Pin_AmpOut_net;
	electrical [0:0] tmpSIOVREF__Pin_AmpOut_net;

	cy_psoc3_pins_v1_10
		#(.id("e38e0d69-ea90-4a6e-abea-2fd589043ee4"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_AmpOut
		 (.oe(tmpOE__Pin_AmpOut_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_AmpOut_net[0:0]}),
		  .analog({Net_1515}),
		  .io({tmpIO_0__Pin_AmpOut_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_AmpOut_net),
		  .interrupt({tmpINTERRUPT_0__Pin_AmpOut_net[0:0]}),
		  .annotation({Net_1516}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_AmpOut_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    cy_annotation_universal_v1_0 C81 (
        .connect({
            Net_1543,
            Net_1516
        })
    );
    defparam C81.comp_name = "Capacitor_v1_0";
    defparam C81.port_names = "T1, T2";
    defparam C81.width = 2;

    cy_annotation_universal_v1_0 C91 (
        .connect({
            Net_1516,
            Net_1861
        })
    );
    defparam C91.comp_name = "Capacitor_v1_0";
    defparam C91.port_names = "T1, T2";
    defparam C91.width = 2;

    cy_annotation_universal_v1_0 R147 (
        .connect({
            Net_1861,
            Net_1579
        })
    );
    defparam R147.comp_name = "Resistor_v1_0";
    defparam R147.port_names = "T1, T2";
    defparam R147.width = 2;

	wire [0:0] tmpOE__Pin_PGAIn_net;
	wire [0:0] tmpFB_0__Pin_PGAIn_net;
	wire [0:0] tmpIO_0__Pin_PGAIn_net;
	wire [0:0] tmpINTERRUPT_0__Pin_PGAIn_net;
	electrical [0:0] tmpSIOVREF__Pin_PGAIn_net;

	cy_psoc3_pins_v1_10
		#(.id("3e78d78b-ca2a-4015-8e6d-5af852ace243"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_PGAIn
		 (.oe(tmpOE__Pin_PGAIn_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_PGAIn_net[0:0]}),
		  .analog({Net_1782}),
		  .io({tmpIO_0__Pin_PGAIn_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_PGAIn_net),
		  .interrupt({tmpINTERRUPT_0__Pin_PGAIn_net[0:0]}),
		  .annotation({Net_1861}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_PGAIn_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    PGA_P4_v1_0_4 PIRAmplifierStage2 (
        .Vin(Net_1782),
        .Vref(Net_1590),
        .Vout(Net_2608));

    cy_annotation_universal_v1_0 GND_2 (
        .connect({
            Net_1505
        })
    );
    defparam GND_2.comp_name = "Gnd_v1_0";
    defparam GND_2.port_names = "T1";
    defparam GND_2.width = 1;

    SCB_P4_v3_20_5 EzI2C (
        .cts_in(1'b0),
        .tx_out(Net_3055),
        .rts_out(Net_3056),
        .interrupt(Net_3057),
        .clock(1'b0),
        .rx_tr_out(Net_3059),
        .tx_tr_out(Net_3060),
        .s_mosi(1'b0),
        .s_sclk(1'b0),
        .s_ss(1'b0),
        .m_miso(1'b0),
        .m_mosi(Net_3065),
        .m_sclk(Net_3066),
        .m_ss0(Net_3067),
        .m_ss1(Net_3068),
        .m_ss2(Net_3069),
        .m_ss3(Net_3070),
        .s_miso(Net_3071),
        .rx_in(1'b0));


	cy_isr_v1_0
		#(.int_type(2'b01))
		isr_Timebase5s
		 (.int_signal(Net_2579));



	cy_clock_v1_0
		#(.id("e5a70c1b-fa7d-44f3-b453-59a35ba34ec2"),
		  .source_clock_id(""),
		  .divisor(0),
		  .period("1000000000000"),
		  .is_direct(0),
		  .is_digital(0))
		Clk_1kHz
		 (.clock_out(Net_325));


    TCPWM_P4_v2_10_6 Timebase5s (
        .stop(1'b0),
        .reload(1'b0),
        .start(1'b0),
        .count(1'b1),
        .capture(1'b0),
        .interrupt(Net_2579),
        .ov(Net_2597),
        .un(Net_2598),
        .cc(Net_2599),
        .line(Net_2600),
        .line_n(Net_2601),
        .clock(Net_325));

    cy_annotation_universal_v1_0 GND_5 (
        .connect({
            Net_2808
        })
    );
    defparam GND_5.comp_name = "Gnd_v1_0";
    defparam GND_5.port_names = "T1";
    defparam GND_5.width = 1;

    cy_annotation_universal_v1_0 R89 (
        .connect({
            Net_2391,
            Net_2807
        })
    );
    defparam R89.comp_name = "Resistor_v1_0";
    defparam R89.port_names = "T1, T2";
    defparam R89.width = 2;

    cy_annotation_universal_v1_0 RT1 (
        .connect({
            Net_2807,
            Net_2808
        })
    );
    defparam RT1.comp_name = "Thermistor_v1_0";
    defparam RT1.port_names = "T1, T2";
    defparam RT1.width = 2;

	wire [0:0] tmpOE__TIA_IN_net;
	wire [0:0] tmpFB_0__TIA_IN_net;
	wire [0:0] tmpIO_0__TIA_IN_net;
	wire [0:0] tmpINTERRUPT_0__TIA_IN_net;
	electrical [0:0] tmpSIOVREF__TIA_IN_net;

	cy_psoc3_pins_v1_10
		#(.id("e9f4d809-abd7-4c64-8727-0675f14e5b84"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		TIA_IN
		 (.oe(tmpOE__TIA_IN_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__TIA_IN_net[0:0]}),
		  .analog({Net_3038}),
		  .io({tmpIO_0__TIA_IN_net[0:0]}),
		  .siovref(tmpSIOVREF__TIA_IN_net),
		  .interrupt({tmpINTERRUPT_0__TIA_IN_net[0:0]}),
		  .annotation({Net_1192}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__TIA_IN_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    OpAmp_P4_v1_20_7 Opamp_1 (
        .Vplus(Net_1590),
        .Vout(Net_3034),
        .Vminus(Net_3038));

	wire [0:0] tmpOE__Pin_Vhi_net;
	wire [0:0] tmpFB_0__Pin_Vhi_net;
	wire [0:0] tmpIO_0__Pin_Vhi_net;
	wire [0:0] tmpINTERRUPT_0__Pin_Vhi_net;
	electrical [0:0] tmpSIOVREF__Pin_Vhi_net;

	cy_psoc3_pins_v1_10
		#(.id("a21ae986-ea7a-42b9-8d2d-07025a19424e"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_Vhi
		 (.oe(tmpOE__Pin_Vhi_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_Vhi_net[0:0]}),
		  .analog({Net_2722}),
		  .io({tmpIO_0__Pin_Vhi_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_Vhi_net),
		  .interrupt({tmpINTERRUPT_0__Pin_Vhi_net[0:0]}),
		  .annotation({Net_2391}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_Vhi_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Pin_Vlow_net;
	wire [0:0] tmpFB_0__Pin_Vlow_net;
	wire [0:0] tmpIO_0__Pin_Vlow_net;
	wire [0:0] tmpINTERRUPT_0__Pin_Vlow_net;
	electrical [0:0] tmpSIOVREF__Pin_Vlow_net;

	cy_psoc3_pins_v1_10
		#(.id("75a84975-39fc-4fd2-92c2-f5c652152bde"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_Vlow
		 (.oe(tmpOE__Pin_Vlow_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_Vlow_net[0:0]}),
		  .analog({Net_2901}),
		  .io({tmpIO_0__Pin_Vlow_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_Vlow_net),
		  .interrupt({tmpINTERRUPT_0__Pin_Vlow_net[0:0]}),
		  .annotation({Net_2808}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_Vlow_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

	wire [0:0] tmpOE__Pin_Vtherm_net;
	wire [0:0] tmpFB_0__Pin_Vtherm_net;
	wire [0:0] tmpIO_0__Pin_Vtherm_net;
	wire [0:0] tmpINTERRUPT_0__Pin_Vtherm_net;
	electrical [0:0] tmpSIOVREF__Pin_Vtherm_net;

	cy_psoc3_pins_v1_10
		#(.id("77715107-f8d5-47e5-a629-0fb83101ac6b"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_Vtherm
		 (.oe(tmpOE__Pin_Vtherm_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_Vtherm_net[0:0]}),
		  .analog({Net_2705}),
		  .io({tmpIO_0__Pin_Vtherm_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_Vtherm_net),
		  .interrupt({tmpINTERRUPT_0__Pin_Vtherm_net[0:0]}),
		  .annotation({Net_2807}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_Vtherm_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    cy_annotation_universal_v1_0 ALS (
        .connect({
            Net_1192,
            Net_3040
        })
    );
    defparam ALS.comp_name = "PhotoDiode_v1_0";
    defparam ALS.port_names = "A, K";
    defparam ALS.width = 2;

    cy_annotation_universal_v1_0 C58 (
        .connect({
            Net_1192,
            Net_1210
        })
    );
    defparam C58.comp_name = "Capacitor_v1_0";
    defparam C58.port_names = "T1, T2";
    defparam C58.width = 2;

    cy_annotation_universal_v1_0 R84 (
        .connect({
            Net_1192,
            Net_1210
        })
    );
    defparam R84.comp_name = "Resistor_v1_0";
    defparam R84.port_names = "T1, T2";
    defparam R84.width = 2;

    cy_annotation_universal_v1_0 PWR_4 (
        .connect({
            Net_3040
        })
    );
    defparam PWR_4.comp_name = "Power_v1_0";
    defparam PWR_4.port_names = "T1";
    defparam PWR_4.width = 1;

	wire [0:0] tmpOE__TIA_OUT_net;
	wire [0:0] tmpFB_0__TIA_OUT_net;
	wire [0:0] tmpIO_0__TIA_OUT_net;
	wire [0:0] tmpINTERRUPT_0__TIA_OUT_net;
	electrical [0:0] tmpSIOVREF__TIA_OUT_net;

	cy_psoc3_pins_v1_10
		#(.id("5ad269d1-fcfe-438b-9c78-5d3fe2bc8502"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		TIA_OUT
		 (.oe(tmpOE__TIA_OUT_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__TIA_OUT_net[0:0]}),
		  .analog({Net_3034}),
		  .io({tmpIO_0__TIA_OUT_net[0:0]}),
		  .siovref(tmpSIOVREF__TIA_OUT_net),
		  .interrupt({tmpINTERRUPT_0__TIA_OUT_net[0:0]}),
		  .annotation({Net_1210}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__TIA_OUT_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};

    cy_annotation_universal_v1_0 Cref (
        .connect({
            Net_3053,
            Net_1036
        })
    );
    defparam Cref.comp_name = "Capacitor_v1_0";
    defparam Cref.port_names = "T1, T2";
    defparam Cref.width = 2;

    cy_annotation_universal_v1_0 Cs (
        .connect({
            Net_1031,
            Net_1032
        })
    );
    defparam Cs.comp_name = "Capacitor_v1_0";
    defparam Cs.port_names = "T1, T2";
    defparam Cs.width = 2;

    cy_annotation_universal_v1_0 GND_6 (
        .connect({
            Net_3053
        })
    );
    defparam GND_6.comp_name = "Gnd_v1_0";
    defparam GND_6.port_names = "T1";
    defparam GND_6.width = 1;

    cy_annotation_universal_v1_0 GND_7 (
        .connect({
            Net_1031
        })
    );
    defparam GND_7.comp_name = "Gnd_v1_0";
    defparam GND_7.port_names = "T1";
    defparam GND_7.width = 1;

    CapSense_P4_v3_0_8 CSD ();

    cy_annotation_universal_v1_0 GND_4 (
        .connect({
            Net_3092
        })
    );
    defparam GND_4.comp_name = "Gnd_v1_0";
    defparam GND_4.port_names = "T1";
    defparam GND_4.width = 1;

	wire [0:0] tmpOE__Pin_Vref_net;
	wire [0:0] tmpFB_0__Pin_Vref_net;
	wire [0:0] tmpIO_0__Pin_Vref_net;
	wire [0:0] tmpINTERRUPT_0__Pin_Vref_net;
	electrical [0:0] tmpSIOVREF__Pin_Vref_net;

	cy_psoc3_pins_v1_10
		#(.id("c0b33903-9af8-4ba3-9609-3e68669da53a"),
		  .drive_mode(3'b000),
		  .ibuf_enabled(1'b0),
		  .init_dr_st(1'b1),
		  .input_clk_en(0),
		  .input_sync(1'b0),
		  .input_sync_mode(1'b0),
		  .intr_mode(2'b00),
		  .invert_in_clock(0),
		  .invert_in_clock_en(0),
		  .invert_in_reset(0),
		  .invert_out_clock(0),
		  .invert_out_clock_en(0),
		  .invert_out_reset(0),
		  .io_voltage(""),
		  .layout_mode("CONTIGUOUS"),
		  .oe_conn(1'b0),
		  .oe_reset(0),
		  .oe_sync(1'b0),
		  .output_clk_en(0),
		  .output_clock_mode(1'b0),
		  .output_conn(1'b0),
		  .output_mode(1'b0),
		  .output_reset(0),
		  .output_sync(1'b0),
		  .pa_in_clock(-1),
		  .pa_in_clock_en(-1),
		  .pa_in_reset(-1),
		  .pa_out_clock(-1),
		  .pa_out_clock_en(-1),
		  .pa_out_reset(-1),
		  .pin_aliases(""),
		  .pin_mode("A"),
		  .por_state(4),
		  .sio_group_cnt(0),
		  .sio_hyst(1'b1),
		  .sio_ibuf(""),
		  .sio_info(2'b00),
		  .sio_obuf(""),
		  .sio_refsel(""),
		  .sio_vtrip(""),
		  .sio_hifreq(""),
		  .sio_vohsel(""),
		  .slew_rate(1'b0),
		  .spanning(0),
		  .use_annotation(1'b1),
		  .vtrip(2'b10),
		  .width(1),
		  .ovt_hyst_trim(1'b0),
		  .ovt_needed(1'b0),
		  .ovt_slew_control(2'b00),
		  .input_buffer_sel(2'b00))
		Pin_Vref
		 (.oe(tmpOE__Pin_Vref_net),
		  .y({1'b0}),
		  .fb({tmpFB_0__Pin_Vref_net[0:0]}),
		  .analog({Net_1590}),
		  .io({tmpIO_0__Pin_Vref_net[0:0]}),
		  .siovref(tmpSIOVREF__Pin_Vref_net),
		  .interrupt({tmpINTERRUPT_0__Pin_Vref_net[0:0]}),
		  .annotation({Net_3092}),
		  .in_clock({1'b0}),
		  .in_clock_en({1'b1}),
		  .in_reset({1'b0}),
		  .out_clock({1'b0}),
		  .out_clock_en({1'b1}),
		  .out_reset({1'b0}));

	assign tmpOE__Pin_Vref_net = (`CYDEV_CHIP_MEMBER_USED == `CYDEV_CHIP_MEMBER_3A && `CYDEV_CHIP_REVISION_USED < `CYDEV_CHIP_REVISION_3A_ES3) ? ~{1'b1} : {1'b1};



endmodule

