 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: controller                          Date:  4-22-2024,  4:48PM
Device Used: XC9536-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
15 /36  ( 42%) 125 /180  ( 69%) 37 /72  ( 51%)   13 /36  ( 36%) 19 /34  ( 56%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           3/18       15/36       15          55/90       3/17
FB2          12/18       22/36       22          70/90       6/17
             -----       -----                   -----       -----     
             15/36       37/72                  125/180      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    18      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    8           8    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     19          19

** Power Data **

There are 15 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'controller.ise'.
*************************  Summary of Mapped Logic  ************************

** 9 Outputs **

Signal                                                                                       Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                         Pts   Inps          No.  Type    Use     Mode Rate State
R<8>                                                                                         24    15    FB1_2   3    I/O     I/O     STD  FAST RESET
R<7>                                                                                         19    13    FB1_8   9    I/O     I/O     STD  FAST RESET
R<6>                                                                                         12    11    FB1_14  19   I/O     I/O     STD  FAST RESET
R<2>                                                                                         8     9     FB2_1   1    I/O     I/O     STD  FAST RESET
R<3>                                                                                         8     9     FB2_4   43   I/O     I/O     STD  FAST RESET
R<4>                                                                                         8     9     FB2_7   38   I/O     I/O     STD  FAST RESET
R<5>                                                                                         8     9     FB2_10  35   I/O     I/O     STD  FAST RESET
DONE                                                                                         1     4     FB2_12  33   I/O     O       STD  FAST 
R<1>                                                                                         8     8     FB2_15  27   I/O     I/O     STD  FAST RESET

** 6 Buried Nodes **

Signal                                                                                       Total Total Loc     Pwr  Reg Init
Name                                                                                         Pts   Inps          Mode State
State<3>                                                                                     2     4     FB2_9   STD  RESET
State<2>                                                                                     2     4     FB2_11  STD  RESET
Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000/Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000_D  2     2     FB2_13  STD  
State<1>                                                                                     2     3     FB2_14  STD  RESET
State<0>                                                                                     4     6     FB2_16  STD  RESET
ACC<8>                                                                                       17    15    FB2_18  STD  RESET

** 10 Inputs **

Signal                                                                                       Loc     Pin  Pin     Pin     
Name                                                                                                 No.  Type    Use     
CLK                                                                                          FB1_3   5~   GCK/I/O GCK
M<2>                                                                                         FB1_6   8    I/O     I
M<1>                                                                                         FB1_9   11   I/O     I
M<3>                                                                                         FB1_10  12   I/O     I
N<3>                                                                                         FB1_11  13   I/O     I
N<4>                                                                                         FB1_12  14   I/O     I
ST                                                                                           FB2_8   37   I/O     I
M<4>                                                                                         FB2_9   36   I/O     I
N<2>                                                                                         FB2_11  34   I/O     I
N<1>                                                                                         FB2_13  29   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               15/21
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1   2     I/O     (b)
R<8>                 24      19<-   0   0     FB1_2   3     I/O     I/O
(unused)              0       0   /\5   0     FB1_3   5     GCK/I/O GCK
(unused)              0       0   /\5   0     FB1_4   4     I/O     (b)
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
(unused)              0       0   \/2   3     FB1_6   8     I/O     I
(unused)              0       0   \/5   0     FB1_7   7     GCK/I/O (b)
R<7>                 19      14<-   0   0     FB1_8   9     I/O     I/O
(unused)              0       0   /\5   0     FB1_9   11    I/O     I
(unused)              0       0   /\2   3     FB1_10  12    I/O     I
(unused)              0       0     0   5     FB1_11  13    I/O     I
(unused)              0       0     0   5     FB1_12  14    I/O     I
(unused)              0       0   \/4   1     FB1_13  18    I/O     (b)
R<6>                 12       7<-   0   0     FB1_14  19    I/O     I/O
(unused)              0       0   /\3   2     FB1_15  20    I/O     (b)
(unused)              0       0     0   5     FB1_16  22    I/O     
(unused)              0       0     0   5     FB1_17  24    I/O     
(unused)              0       0   \/4   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ACC<8>                                                                                        6: R<1>.PIN          11: ST 
  2: M<1>                                                                                          7: R<5>.PIN          12: State<0> 
  3: M<2>                                                                                          8: R<6>.PIN          13: State<1> 
  4: M<3>                                                                                          9: R<7>.PIN          14: State<2> 
  5: Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000/Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000_D  10: R<8>.PIN          15: State<3> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
R<8>                 XXXXXXXXXXXXXXX......................... 15      15
R<7>                 .XXX.XXXXXXXXXX......................... 13      13
R<6>                 .XX..XXXX.XXXXX......................... 11      11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               22/14
Number of signals used by logic mapping into function block:  22
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
R<2>                  8       8<- /\5   0     FB2_1   1     I/O     I/O
(unused)              0       0   /\5   0     FB2_2   44    I/O     (b)
(unused)              0       0   /\3   2     FB2_3   42    GTS/I/O (b)
R<3>                  8       3<-   0   0     FB2_4   43    I/O     I/O
(unused)              0       0   /\3   2     FB2_5   40    GTS/I/O (b)
(unused)              0       0   \/2   3     FB2_6   39    GSR/I/O (b)
R<4>                  8       3<-   0   0     FB2_7   38    I/O     I/O
(unused)              0       0   /\1   4     FB2_8   37    I/O     I
State<3>              2       0   \/2   1     FB2_9   36    I/O     I
R<5>                  8       3<-   0   0     FB2_10  35    I/O     I/O
State<2>              2       0   /\1   2     FB2_11  34    I/O     I
DONE                  1       0     0   4     FB2_12  33    I/O     O
Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000/Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000_D
                      2       0   \/1   2     FB2_13  29    I/O     I
State<1>              2       1<- \/4   0     FB2_14  28    I/O     (b)
R<1>                  8       4<- \/1   0     FB2_15  27    I/O     I/O
State<0>              4       1<- \/2   0     FB2_16  26    I/O     (b)
(unused)              0       0   \/5   0     FB2_17  25    I/O     (b)
ACC<8>               17      12<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ACC<8>             9: N<4>              16: R<7>.PIN 
  2: M<1>              10: R<1>.PIN          17: R<8>.PIN 
  3: M<2>              11: R<2>.PIN          18: ST 
  4: M<3>              12: R<3>.PIN          19: State<0> 
  5: M<4>              13: R<4>.PIN          20: State<1> 
  6: N<1>              14: R<5>.PIN          21: State<2> 
  7: N<2>              15: R<6>.PIN          22: State<3> 
  8: N<3>             

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
R<2>                 ......X..XXX.....XXXXX.................. 9       9
R<3>                 .......X.X.XX....XXXXX.................. 9       9
R<4>                 ........XX..XX...XXXXX.................. 9       9
State<3>             ..................XXXX.................. 4       4
R<5>                 .X.......X...XX..XXXXX.................. 9       9
State<2>             ..................XXXX.................. 4       4
DONE                 ..................XXXX.................. 4       4
Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000/Madd_ACC_8_4_add0000_Mxor_Result<3>__xor0000_D 
                     ....X...........X....................... 2       2
State<1>             ..................XX.X.................. 3       3
R<1>                 .....X...XX......XXXXX.................. 8       8
State<0>             .........X.......XXXXX.................. 6       6
ACC<8>               XXXXX....X...XXXXXXXXX.................. 15      15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ACC8: FDCPE port map (ACC(8),ACC_D(8),CLK,'0','0');
ACC_D(8) <= ((NOT State(3) AND State(0) AND M(1) AND M(2) AND M(3) AND 
	R(1).PIN AND R(8).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(2) AND M(4) AND 
	R(1).PIN AND R(7).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(2) AND R(1).PIN AND 
	R(7).PIN AND R(8).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(3) AND R(1).PIN AND 
	R(6).PIN AND R(8).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(4) AND R(1).PIN AND 
	R(6).PIN AND R(7).PIN AND R(5).PIN)
	OR (State(0).EXP)
	OR (NOT State(3) AND State(0) AND M(2) AND M(3) AND M(4) AND 
	R(1).PIN AND R(6).PIN)
	OR (NOT State(3) AND State(0) AND M(2) AND M(3) AND R(1).PIN AND 
	R(6).PIN AND R(8).PIN)
	OR (NOT State(3) AND State(0) AND M(2) AND M(4) AND R(1).PIN AND 
	R(6).PIN AND R(7).PIN)
	OR (NOT State(3) AND State(0) AND M(2) AND R(1).PIN AND 
	R(6).PIN AND R(7).PIN AND R(8).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND R(1).PIN AND 
	R(6).PIN AND R(7).PIN AND R(8).PIN AND R(5).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	ACC(8))
	OR (NOT State(3) AND State(0) AND M(4) AND R(1).PIN AND 
	R(8).PIN)
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	ACC(8))
	OR (NOT State(3) AND State(0) AND M(3) AND M(4) AND R(1).PIN AND 
	R(7).PIN)
	OR (NOT State(3) AND State(0) AND M(3) AND R(1).PIN AND 
	R(7).PIN AND R(8).PIN));


DONE <= (State(3) AND State(0) AND NOT State(1) AND NOT State(2));


































Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D <= R(8).PIN
	 XOR 
Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D <= M(4);

FDCPE_R1: FDCPE port map (R(1),R_D(1),CLK,'0','0');
R_D(1) <= ((State(0) AND NOT State(1) AND NOT State(2) AND R(1).PIN)
	OR (NOT ST AND NOT State(3) AND NOT State(1) AND NOT State(2) AND R(1).PIN)
	OR (State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(2).PIN)
	OR (ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	N(1))
	OR (NOT State(3) AND State(0) AND R(1).PIN)
	OR (NOT State(3) AND State(0) AND R(2).PIN)
	OR (NOT State(3) AND State(1) AND R(2).PIN)
	OR (NOT State(3) AND State(2) AND R(2).PIN));

FDCPE_R2: FDCPE port map (R(2),R_D(2),CLK,'0','0');
R_D(2) <= ((EXP11_.EXP)
	OR (NOT State(3) AND State(0) AND R(1).PIN AND R(2).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(3).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND R(3).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(2) AND R(3).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(2).PIN));

FDCPE_R3: FDCPE port map (R(3),R_D(3),CLK,'0','0');
R_D(3) <= ((State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(4).PIN)
	OR (ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	N(3))
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(3).PIN)
	OR (NOT State(3) AND State(0) AND R(1).PIN AND R(3).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(4).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND R(4).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(2) AND R(4).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(3).PIN));

FDCPE_R4: FDCPE port map (R(4),R_D(4),CLK,'0','0');
R_D(4) <= ((State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(5).PIN)
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(4).PIN)
	OR (ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	N(4))
	OR (NOT State(3) AND State(0) AND R(1).PIN AND R(4).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(5).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND R(5).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(2) AND R(5).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(4).PIN));

FDCPE_R5: FDCPE port map (R(5),R_D(5),CLK,'0','0');
R_D(5) <= ((State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(6).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND R(1).PIN AND 
	R(5).PIN)
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(5).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(6).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND R(6).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(2) AND R(6).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND R(1).PIN AND 
	NOT R(5).PIN));

FDCPE_R6: FDCPE port map (R(6),R_D(6),CLK,'0','0');
R_D(6) <= ((NOT State(3) AND State(0) AND NOT M(1) AND M(2) AND R(1).PIN AND 
	NOT R(6).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND NOT M(2) AND R(1).PIN AND 
	R(6).PIN)
	OR (NOT State(3) AND State(0) AND M(2) AND R(1).PIN AND 
	NOT R(6).PIN AND NOT R(5).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND R(1).PIN AND 
	R(6).PIN AND NOT R(5).PIN)
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(6).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(2) AND R(1).PIN AND 
	R(6).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND NOT M(2) AND R(1).PIN AND 
	NOT R(6).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(7).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND R(7).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(2) AND R(7).PIN)
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(6).PIN)
	OR (State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(7).PIN));

FTCPE_R7: FTCPE port map (R(7),R_T(7),CLK,'0','0');
R_T(7) <= ((EXP3_.EXP)
	OR (State(3) AND State(1) AND R(7).PIN)
	OR (State(3) AND State(2) AND R(7).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND M(3) AND R(1).PIN AND 
	NOT R(6).PIN)
	OR (NOT State(3) AND State(0) AND M(2) AND NOT M(3) AND R(1).PIN AND 
	R(6).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND M(3) AND R(1).PIN AND 
	NOT R(6).PIN)
	OR (EXP6_.EXP)
	OR (State(3) AND NOT State(0) AND R(7).PIN AND NOT R(8).PIN)
	OR (NOT State(0) AND State(1) AND R(7).PIN AND NOT R(8).PIN)
	OR (NOT State(0) AND State(2) AND R(7).PIN AND NOT R(8).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND R(7).PIN AND 
	NOT R(8).PIN)
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN AND NOT R(7).PIN AND 
	R(8).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND NOT M(2) AND M(3) AND 
	R(1).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND M(3) AND R(1).PIN AND 
	NOT R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(3) AND R(1).PIN AND 
	NOT R(6).PIN AND NOT R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND M(2) AND NOT M(3) AND 
	R(1).PIN AND R(5).PIN)
	OR (NOT State(3) AND State(0) AND M(1) AND NOT M(3) AND R(1).PIN AND 
	R(6).PIN AND R(5).PIN));

FDCPE_R8: FDCPE port map (R(8),R_D(8),CLK,'0','0');
R_D(8) <= ((EXP9_.EXP)
	OR (NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	R(8).PIN)
	OR (NOT State(3) AND State(0) AND M(3) AND 
	NOT Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND R(7).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(3) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(7).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(6).PIN AND NOT R(7).PIN)
	OR (NOT State(3) AND State(0) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(6).PIN AND NOT R(7).PIN AND NOT R(5).PIN)
	OR (EXP2_.EXP)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND NOT M(2) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(7).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(1) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(6).PIN AND NOT R(7).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND NOT M(3) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(6).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(2) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(7).PIN AND NOT R(5).PIN)
	OR (NOT State(3) AND State(0) AND NOT M(3) AND 
	Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000/Madd_ACC_8_4_add0000_Mxor_Result(3)__xor0000_D AND R(1).PIN AND NOT R(6).PIN AND NOT R(5).PIN)
	OR (NOT State(3) AND State(0) AND ACC(8) AND NOT R(1).PIN)
	OR (NOT State(3) AND NOT State(0) AND State(1) AND ACC(8))
	OR (NOT State(3) AND NOT State(0) AND State(2) AND ACC(8))
	OR (State(3) AND State(0) AND NOT State(1) AND NOT State(2) AND 
	R(8).PIN)
	OR (State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2) AND 
	ACC(8)));

FTCPE_State0: FTCPE port map (State(0),State_T(0),CLK,'0','0');
State_T(0) <= ((NOT ST AND NOT State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2))
	OR (State(3) AND NOT State(0) AND State(1))
	OR (State(3) AND NOT State(0) AND State(2))
	OR (NOT State(3) AND State(0) AND NOT R(1).PIN));

FDCPE_State1: FDCPE port map (State(1),State_D(1),CLK,'0','0');
State_D(1) <= ((NOT State(3) AND State(0) AND NOT State(1))
	OR (NOT State(3) AND NOT State(0) AND State(1)));

FTCPE_State2: FTCPE port map (State(2),State_T(2),CLK,'0','0');
State_T(2) <= ((State(3) AND State(2))
	OR (NOT State(3) AND State(0) AND State(1)));

FDCPE_State3: FDCPE port map (State(3),State_D(3),CLK,'0','0');
State_D(3) <= ((State(3) AND NOT State(0) AND NOT State(1) AND NOT State(2))
	OR (NOT State(3) AND State(0) AND State(1) AND State(2)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9536-5-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 R<2>                             23 GND                           
  2 TIE                              24 TIE                           
  3 R<8>                             25 TIE                           
  4 TIE                              26 TIE                           
  5 CLK                              27 R<1>                          
  6 TIE                              28 TIE                           
  7 TIE                              29 N<1>                          
  8 M<2>                             30 TDO                           
  9 R<7>                             31 GND                           
 10 GND                              32 VCC                           
 11 M<1>                             33 DONE                          
 12 M<3>                             34 N<2>                          
 13 N<3>                             35 R<5>                          
 14 N<4>                             36 M<4>                          
 15 TDI                              37 ST                            
 16 TMS                              38 R<4>                          
 17 TCK                              39 TIE                           
 18 TIE                              40 TIE                           
 19 R<6>                             41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 R<3>                          
 22 TIE                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
