Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  7 11:07:26 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BILINEAR_INTERPOLATION_TOP_control_sets_placed.rpt
| Design       : BILINEAR_INTERPOLATION_TOP
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              50 |           26 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             193 |           65 |
| Yes          | No                    | Yes                    |             219 |           69 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+------------------+------------------+----------------+
|         Clock Signal         |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------+------------------+------------------+----------------+
|  clk_interpolation_IBUF_BUFG |                             | reset_IBUF       |                2 |              2 |
|  clk_in1_IBUF_BUFG           | h_block0                    | reset_IBUF       |                8 |             31 |
|  clk_in1_IBUF_BUFG           | v_block0                    | reset_IBUF       |                7 |             31 |
|  clk_in1_IBUF_BUFG           | local_v0                    | reset_IBUF       |                8 |             32 |
|  clk_vga_IBUF_BUFG           |                             | reset_IBUF       |               24 |             48 |
|  clk_vga_IBUF_BUFG           | clk_interpolation_IBUF_BUFG | reset_IBUF       |               24 |             48 |
|  clk_in1_IBUF_BUFG           | wr_en_sig_d                 | reset_IBUF       |               22 |             77 |
|  clk_interpolation_IBUF_BUFG | wr_en_sig_d_i_1_n_0         |                  |               65 |            193 |
+------------------------------+-----------------------------+------------------+------------------+----------------+


