<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005806A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005806</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17677459</doc-number><date>20220222</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087673</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>538</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3128</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5383</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>16</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0652</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16227</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06548</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KWON</last-name><first-name>Yonghwan</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package may include a redistribution substrate including first and second surfaces opposite each other, a first semiconductor chip on the first surface, a first molding portion on a side surface of the first semiconductor chip, a second semiconductor chip between the first semiconductor chip and the redistribution substrate, a second molding portion between the redistribution substrate and the first molding portion and on a side surface of the second semiconductor chip, bump patterns between the second semiconductor chip and the redistribution substrate, and a mold via penetrating the second molding portion and electrically connecting the first semiconductor chip to the redistribution substrate. The redistribution substrate may include first and second redistribution patterns sequentially in an insulating layer. The mold via may contact the second redistribution pattern, and the bump patterns may contact the first redistribution pattern.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="73.15mm" wi="158.75mm" file="US20230005806A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="244.52mm" wi="140.46mm" orientation="landscape" file="US20230005806A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="173.82mm" wi="143.93mm" file="US20230005806A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="160.61mm" wi="140.46mm" file="US20230005806A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="223.27mm" wi="117.26mm" orientation="landscape" file="US20230005806A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="227.58mm" wi="107.78mm" orientation="landscape" file="US20230005806A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="227.58mm" wi="107.78mm" orientation="landscape" file="US20230005806A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="227.58mm" wi="148.59mm" orientation="landscape" file="US20230005806A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="227.58mm" wi="148.59mm" orientation="landscape" file="US20230005806A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="227.58mm" wi="148.59mm" orientation="landscape" file="US20230005806A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="227.58mm" wi="148.67mm" orientation="landscape" file="US20230005806A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="244.43mm" wi="148.67mm" orientation="landscape" file="US20230005806A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="244.43mm" wi="148.67mm" orientation="landscape" file="US20230005806A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="244.52mm" wi="148.67mm" orientation="landscape" file="US20230005806A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="244.52mm" wi="140.46mm" orientation="landscape" file="US20230005806A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This U.S. non-provisional patent application claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0087673, filed on Jul. 5, 2021, in the Korean Intellectual Property Office, the entire contents of which are hereby incorporated by reference.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The present disclosure relates to a semiconductor package, and more particularly, to a semiconductor package including a mold via.</p><p id="p-0004" num="0003">With the recent advance in the electronics industry, demand has increased for high-performance, high-speed, and compact electronic components. To meet this demand, packaging technologies for mounting a plurality of semiconductor chips in a single package are being developed.</p><p id="p-0005" num="0004">Recently, demand for portable electronic devices is rapidly increasing in the market, and thus, it may be necessary to reduce the sizes and weights of electronic components constituting the portable electronic devices. For this, it may be necessary to develop technologies of reducing a size and a weight of each component and packaging technologies of integrating several components in a single package. For a semiconductor package used to process high frequency signals, it may be necessary not only to reduce a size of a product but also to realize good electrical characteristics.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0006" num="0005">An embodiment of inventive concepts provides a semiconductor package with improved reliability.</p><p id="p-0007" num="0006">An embodiment of inventive concepts provides a semiconductor package with a reduced size.</p><p id="p-0008" num="0007">According to an embodiment of inventive concepts, a semiconductor package may include a redistribution substrate including a first surface opposite a second surface, a first semiconductor chip on the first surface of the redistribution substrate, a first molding portion on a side surface of the first semiconductor chip, a second semiconductor chip between the first semiconductor chip and the redistribution substrate, a second molding portion between the redistribution substrate and the first molding portion and on a side surface of the second semiconductor chip, bump patterns between the second semiconductor chip and the redistribution substrate, and a mold via penetrating the second molding portion and electrically connecting the first semiconductor chip to the redistribution substrate. The redistribution substrate may include an insulating layer, a first redistribution pattern in the insulating layer, and a second redistribution pattern in the insulating layer. The first redistribution pattern and the second redistribution pattern may be sequentially stacked in a direction from the first surface of the redistribution substrate toward the second surface. The mold via may be in contact with the second redistribution pattern, and the bump patterns may be in contact with the first redistribution pattern.</p><p id="p-0009" num="0008">According to an embodiment of inventive concepts, a semiconductor package may include a redistribution substrate including a first surface opposite a second surface, a first semiconductor chip and a second semiconductor chip on the first surface of the redistribution substrate, a third semiconductor chip between the first semiconductor chip and the redistribution substrate and between the second semiconductor chip and the redistribution substrate, a first molding portion on a side surface of each of the first semiconductor chip and the second semiconductor chip, a second molding portion between the redistribution substrate and the first molding portion and on a side surface of the third semiconductor chip, and a mold via penetrating the second molding portion and electrically connecting the redistribution substrate to the first semiconductor chip. A width of the mold via in the second molding portion may increase in a direction from the first semiconductor chip toward the redistribution substrate. Each of the first semiconductor chip and the second semiconductor chips may include an active surface and an inactive surface, which are opposite each other. The first molding portion may be in contact with the inactive surface of each of the first semiconductor chip and the second semiconductor chip.</p><p id="p-0010" num="0009">According to an embodiment of inventive concepts, a semiconductor package may include a redistribution substrate, a first semiconductor chip and a second semiconductor chip on a first surface of the redistribution substrate, a first chip pad adjacent to an active surface of the first semiconductor chip, a second chip pad adjacent to an active surface of the second semiconductor chip, a first molding portion on a side surface and an inactive surface of each of the first semiconductor chips and the second semiconductor chip, a third semiconductor chip between the first semiconductor chip and the redistribution substrate and between the second semiconductor chip and the redistribution substrate, an adhesive layer between the first semiconductor chip and the third semiconductor chip and between the second semiconductor chip and the third semiconductor chip, a second molding portion between the redistribution substrate and the first molding portion and on a side surface and a top surface of the third semiconductor chip, bump patterns, and a connection terminal. The redistribution substrate may include a first surface and second surface, which may be opposite each other, and the redistribution substrate may include an insulating layer, a first redistribution pattern in the insulating layer, a second redistribution pattern in the insulating layer, a third redistribution pattern in the insulating layer, and a bonding pad on the third redistribution pattern. The first redistribution pattern, the second redistribution pattern, and the third redistribution pattern may be sequentially stacked in a direction from the first surface of the redistribution substrate toward the second surface. Each of the first and second semiconductor chips may include active surface and the inactive surface, which may be opposite to each other. The bump patterns may be between the redistribution substrate and the third semiconductor chip. The mold via may penetrate the second molding portion and may electrically connect the redistribution substrate to the first semiconductor chip. The connection terminal may be on the bonding pad. The mold via may be in contact with the second redistribution pattern, and the bump patterns may be in contact with the first redistribution pattern.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a sectional view illustrating a semiconductor package according to an embodiment of inventive concepts.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is an enlarged sectional view illustrating a portion &#x2018;M&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is an enlarged sectional view illustrating a portion &#x2018;N&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>J</figref> are sectional views illustrating a method of fabricating a semiconductor package according to an embodiment of inventive concepts.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a sectional view illustrating a semiconductor package according to an embodiment of inventive concepts.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0016" num="0015">When the terms &#x201c;about&#x201d; or &#x201c;substantially&#x201d; are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical value. Moreover, when the words &#x201c;generally&#x201d; and &#x201c;substantially&#x201d; are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as &#x201c;about&#x201d; or &#x201c;substantially,&#x201d; it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical values or shapes.</p><p id="p-0017" num="0016">Example embodiments of inventive concepts will now be described more fully with reference to the accompanying drawings, in which example embodiments are shown.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a sectional view illustrating a semiconductor package according to an embodiment of inventive concepts. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is an enlarged sectional view illustrating a portion &#x2018;M&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is an enlarged sectional view illustrating a portion &#x2018;N&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0019" num="0018">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a semiconductor package according to an embodiment of inventive concepts may include a redistribution substrate <b>100</b>. The redistribution substrate <b>100</b> may include insulating layers <b>101</b>, <b>102</b>, and <b>103</b>, a first redistribution pattern <b>110</b>, a second redistribution pattern <b>120</b>, a third redistribution pattern <b>130</b>, and a bonding pad <b>140</b>.</p><p id="p-0020" num="0019">The redistribution substrate <b>100</b> may include a first surface <b>100</b><i>a </i>and a second surface <b>100</b><i>b</i>, which are opposite to each other. As an example, the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> may be a top surface of the redistribution substrate <b>100</b>, and the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b> may be a bottom surface of the redistribution substrate <b>100</b>.</p><p id="p-0021" num="0020">The insulating layers <b>101</b>, <b>102</b>, and <b>103</b> may include a first insulating layer <b>101</b>, a second insulating layer <b>102</b>, and a third insulating layer <b>103</b>, which are sequentially stacked in a direction from the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b> toward the first surface <b>100</b><i>a</i>. In other words, first to the third insulating layers <b>101</b>, <b>102</b>, and <b>103</b> may be sequentially stacked in a direction perpendicular to the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. The redistribution substrate <b>100</b> may be referred to as an interconnection structure. The first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> may be a top surface of the third insulating layer <b>103</b>. The second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b> may be a bottom surface of the first insulating layer <b>101</b>.</p><p id="p-0022" num="0021">The first redistribution pattern <b>110</b> may be disposed in the first insulating layer <b>101</b>. The first redistribution pattern <b>110</b> may be provided on a bump pattern <b>150</b>, which will be described below. The first insulating layer <b>101</b> may be the lowermost one of the insulating layers. A bottom surface of the first redistribution pattern <b>110</b> may be located at substantially the same level as the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b>. The first insulating layer <b>101</b> may be formed of or include at least one of organic materials (e.g., a photosensitive polymer) or photo-imageable dielectric (PID) resins. In the present specification, the photosensitive polymer may include at least one of, for example, photosensitive polyimide, polybenzoxazole, phenol-based polymer, or benzocyclobutene-based polymer.</p><p id="p-0023" num="0022">The second insulating layer <b>102</b> may be disposed on the first insulating layer <b>101</b>. The second insulating layer <b>102</b> may be formed of or include the same material as the first insulating layer <b>101</b>. For example, the second insulating layer <b>102</b> may be formed of or include an organic material (e.g., a photosensitive polymer) or a photosensitive insulating resin.</p><p id="p-0024" num="0023">The second redistribution pattern <b>120</b> may be disposed on the first redistribution pattern <b>110</b>. The second redistribution pattern <b>120</b> may be electrically connected to one of the first redistribution pattern <b>110</b> or a mold via <b>160</b>, which will be described below.</p><p id="p-0025" num="0024">The second redistribution pattern <b>120</b> may include a via portion <b>120</b>V and a wire portion <b>120</b>W. The wire portion <b>120</b>W of the second redistribution pattern <b>120</b> may be disposed in the second insulating layer <b>102</b>. The wire portion <b>120</b>W of the second redistribution pattern <b>120</b> may be disposed on a top surface of the first insulating layer <b>101</b>. The wire portion <b>120</b>W of the second redistribution pattern <b>120</b> may be in contact with the third redistribution pattern <b>130</b>, which will be described below. The via portion <b>120</b>V of the second redistribution pattern <b>120</b> may be provided on the first redistribution pattern <b>110</b> or the mold via <b>160</b> and may be connected to the wire portion <b>120</b>W of the second redistribution pattern <b>120</b>. The via portion <b>120</b>V may be a portion of the second redistribution pattern <b>120</b> which is extended from the wire portion <b>120</b>W of the second redistribution pattern <b>120</b> in a direction perpendicular to the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. In detail, the via portion <b>120</b>V may be a portion of the second redistribution pattern <b>120</b> which is extended from the wire portion <b>120</b>W of the second redistribution pattern <b>120</b> in a direction from the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> toward the second surface <b>100</b><i>b</i>. The wire portion <b>120</b>W of the second redistribution pattern <b>120</b> may have a width or length that is larger than that of the via portion <b>120</b>V of the second redistribution pattern <b>120</b>. The via portion <b>120</b>V of the second redistribution pattern <b>120</b> may be provided in the first insulating layer <b>101</b>. The via portion <b>120</b>V of the second redistribution pattern <b>120</b> may be in contact with the first redistribution pattern <b>110</b> or the mold via <b>160</b>.</p><p id="p-0026" num="0025">The third insulating layer <b>103</b> may be disposed on the second insulating layer <b>102</b>. The third insulating layer <b>103</b> may be formed of or include the same material as the first insulating layer <b>101</b>. For example, the third insulating layer <b>103</b> may be formed of or include an organic material (e.g., a photosensitive polymer) or a photosensitive insulating resin.</p><p id="p-0027" num="0026">The third redistribution pattern <b>130</b> may be disposed on the second redistribution pattern <b>120</b>. The third redistribution pattern <b>130</b> may be electrically connected to the second redistribution pattern <b>120</b>.</p><p id="p-0028" num="0027">The third redistribution pattern <b>130</b> may include a via portion <b>130</b>V and a wire portion <b>130</b>W. The wire portion <b>130</b>W of the third redistribution pattern <b>130</b> may be disposed in the third insulating layer <b>103</b>. The wire portion <b>130</b>W of the third redistribution pattern <b>130</b> may be disposed on a top surface of the second insulating layer <b>102</b>. The wire portion <b>130</b>W of the third redistribution pattern <b>130</b> may be in contact with the bonding pad <b>140</b>, which will be described below. The via portion <b>130</b>V of the third redistribution pattern <b>130</b> may be provided on the second redistribution pattern <b>120</b> and may be connected to the wire portion <b>130</b>W of the third redistribution pattern <b>130</b>. The via portion <b>130</b>V may be a portion of the third redistribution pattern <b>130</b> which is extended from the wire portion <b>130</b>W of the third redistribution pattern <b>130</b> in the direction perpendicular to the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. In detail, the via portion <b>130</b>V may be a portion of the third redistribution pattern <b>130</b> which is extended from the wire portion <b>130</b>W of the third redistribution pattern <b>130</b> in the direction from the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> toward the second surface <b>100</b><i>b</i>. The wire portion <b>130</b>W of the third redistribution pattern <b>130</b> may have a width or length that is larger than that of the via portion <b>130</b>V of the third redistribution pattern <b>130</b>. The via portion <b>130</b>V of the third redistribution pattern <b>130</b> may be provided in the second insulating layer <b>102</b>. The via portion <b>130</b>V of the third redistribution pattern <b>130</b> may be in contact with the second redistribution pattern <b>120</b>.</p><p id="p-0029" num="0028">The bonding pad <b>140</b> may be disposed on the third redistribution pattern <b>130</b>. The bonding pad <b>140</b> may be provided on the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. The bonding pad <b>140</b> may serve as a pad of a connection terminal <b>400</b>, which will be described below. The bonding pad <b>140</b> may be formed of or include at least one of copper (Cu), aluminum (Al), silver (Ag), tin (Sn), gold (Au), nickel (Ni), lead (Pb), titanium (Ti), or combinations thereof.</p><p id="p-0030" num="0029">The bonding pad <b>140</b> may include a body portion and a via portion. The body portion of the bonding pad <b>140</b> may be a portion that is disposed on the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. The via portion of the bonding pad <b>140</b> may be a portion that is extended from the body portion of the bonding pad <b>140</b> and is disposed in the third insulating layer <b>103</b>. The via portion of the bonding pad <b>140</b> may be in contact with the third redistribution pattern <b>130</b>. The body portion of the bonding pad <b>140</b> may have a width or length that is larger than that of the via portion of the bonding pad <b>140</b>.</p><p id="p-0031" num="0030">A first semiconductor chip <b>210</b> and a second semiconductor chip <b>220</b> may be disposed on the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b>. The first and second semiconductor chips <b>210</b> and <b>220</b> may be spaced apart from the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b>. The first and second semiconductor chips <b>210</b> and <b>220</b> may be spaced apart from each other in a horizontal direction. As an example, each of the first and second semiconductor chips <b>210</b> and <b>220</b> may be a memory chip (e.g., a DRAM, SRAM, MRAM, or FLASH memory chip). In an embodiment, each of the first and second semiconductor chips <b>210</b> and <b>220</b> may be a logic chip.</p><p id="p-0032" num="0031">The first semiconductor chip <b>210</b> may include an active surface <b>210</b><i>a </i>and an inactive surface <b>210</b><i>b</i>, which are opposite to each other. The second semiconductor chip <b>220</b> may include an active surface <b>220</b><i>a </i>and an inactive surface <b>220</b><i>b</i>, which are opposite to each other. The active surface <b>210</b><i>a </i>of the first semiconductor chip <b>210</b> and the active surface <b>220</b><i>a </i>of the second semiconductor chip <b>220</b> may be adjacent to the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b>.</p><p id="p-0033" num="0032">A first chip pad <b>211</b> may be provided adjacent to the active surface <b>210</b><i>a </i>of the first semiconductor chip <b>210</b>. A second chip pad <b>221</b> may be provided adjacent to the active surface <b>220</b><i>a </i>of the second semiconductor chip <b>220</b>. A top surface of the first chip pad <b>211</b> may be exposed by the active surface <b>210</b><i>a </i>of the first semiconductor chip <b>210</b>. A top surface of the second chip pad <b>221</b> may be exposed by the active surface <b>220</b><i>a </i>of the second semiconductor chip <b>220</b>. Each of the first and second chip pads <b>211</b> and <b>221</b> may be formed of or include a conductive metallic material. As an example, each of the first and second chip pads <b>211</b> and <b>221</b> may be formed of or include copper (Cu).</p><p id="p-0034" num="0033">A first molding portion <b>310</b> may cover the first and second semiconductor chips <b>210</b> and <b>220</b>. The first molding portion <b>310</b> may be provided on a side surface of the first semiconductor chip <b>210</b>. The first molding portion <b>310</b> may be provided to enclose or cover opposite side surfaces of the first semiconductor chip <b>210</b>. The first molding portion <b>310</b> may be provided on a side surface of the second semiconductor chip <b>220</b>. The first molding portion <b>310</b> may be provided to enclose or cover opposite side surfaces of the second semiconductor chip <b>220</b>. As an example, the first molding portion <b>310</b> may be formed of or include an insulating polymer (e.g., an epoxy-based polymer). The first molding portion <b>310</b> may further include a reinforcement element (e.g., a silicon filler).</p><p id="p-0035" num="0034">The first molding portion <b>310</b> may be in contact with the inactive surface <b>210</b><i>b </i>of the first semiconductor chip <b>210</b> and the inactive surface <b>220</b><i>b </i>of the second semiconductor chip <b>220</b>. The first molding portion <b>310</b> may be provided to cover the inactive surface <b>210</b><i>b </i>of the first semiconductor chip <b>210</b> and to cover the inactive surface <b>220</b><i>b </i>of the second semiconductor chip <b>220</b>. A top surface of the first molding portion <b>310</b> may be substantially coplanar with a top surface of the first semiconductor chip <b>210</b> and a top surface of the second semiconductor chip <b>220</b>.</p><p id="p-0036" num="0035">A third semiconductor chip <b>230</b> may be disposed on the first and second semiconductor chips <b>210</b> and <b>220</b>. The third semiconductor chip <b>230</b> may be provided between the redistribution substrate <b>100</b> and the first semiconductor chip <b>210</b> and between the redistribution substrate <b>100</b> and the second semiconductor chip <b>220</b>. In an embodiment, the third semiconductor chip <b>230</b> may be a logic chip. The third semiconductor chip <b>230</b> may be configured to drive each of the first and second semiconductor chips <b>210</b> and <b>220</b>.</p><p id="p-0037" num="0036">The third semiconductor chip <b>230</b> may include an active surface and an inactive surface, which are opposite to each other. The active surface of the third semiconductor chip <b>230</b> may be adjacent to the second surface <b>100</b><i>b </i>of the redistribution substrate <b>100</b>. Third chip pads <b>231</b> may be disposed adjacent to the active surface of the third semiconductor chip <b>230</b>. A top surface of each of the third chip pads <b>231</b> may be exposed to the outside of the third semiconductor chip <b>230</b> near the active surface of the third semiconductor chip <b>230</b>. The third chip pads <b>231</b> may be formed of or include a conductive metallic material. As an example, each of the third chip pads <b>231</b> may be formed of or include copper (Cu).</p><p id="p-0038" num="0037">An adhesive layer <b>240</b> may be disposed below the inactive surface of the third semiconductor chip <b>230</b>. The adhesive layer <b>240</b> may be used to attach the third semiconductor chip <b>230</b> to the first semiconductor chip <b>210</b> and to attach the third semiconductor chip <b>230</b> to the second semiconductor chip <b>220</b>. The adhesive layer <b>240</b> may be interposed between the first semiconductor chip <b>210</b> and the third semiconductor chip <b>230</b> and between the second semiconductor chip <b>220</b> and the third semiconductor chip <b>230</b>. The adhesive layer <b>240</b> may be in contact with a portion of the first molding portion <b>310</b>. The adhesive layer <b>240</b> may include an adhesive insulating film (e.g., Ajinomoto build-up film (ABF)) or an insulating polymer (e.g., epoxy-based polymer). The adhesive layer <b>240</b> may be in contact with the active surface <b>210</b><i>a </i>of the first semiconductor chip <b>210</b> and the active surface <b>220</b><i>a </i>of the second semiconductor chip <b>220</b>. A bottom surface of the adhesive layer <b>240</b> may be coplanar with a bottom surface of a second molding portion <b>320</b>, which will be described below. Positions, widths, and thicknesses of the first to third semiconductor chips <b>210</b>, <b>220</b>, and <b>230</b> may not be limited to those in the illustrated example and may be variously changed.</p><p id="p-0039" num="0038">According to an embodiment of inventive concepts, the first and second semiconductor chips <b>210</b> and <b>220</b> may stably support the third semiconductor chip <b>230</b>. Accordingly, reliability of the semiconductor package may be improved.</p><p id="p-0040" num="0039">In addition, the first to third semiconductor chips <b>210</b> to <b>230</b> may not be mounted separately in a plurality of package substrates, unlike a conventional package-on-package structure, in which the first and second semiconductor chips <b>210</b> and <b>220</b> are mounted in a lower package and the third semiconductor chip <b>230</b> is mounted in an upper package. Accordingly, it may be possible to reduce a total thickness of the semiconductor package, to omit a process of additionally forming a redistribution substrate or a post, and to simplify a fabrication process. As a result, it may be possible to reduce a size and fabrication cost of the semiconductor package.</p><p id="p-0041" num="0040">The second molding portion <b>320</b> may cover the third semiconductor chip <b>230</b>. The second molding portion <b>320</b> may be interposed between the redistribution substrate <b>100</b> and the first molding portion <b>310</b>. The second molding portion <b>320</b> may be provided on a side surface of the third semiconductor chip <b>230</b>. The second molding portion <b>320</b> may be provided to enclose or cover opposite side surfaces of the third semiconductor chip <b>230</b>. The second molding portion <b>320</b> may be in contact with a top surface of the third semiconductor chip <b>230</b>. In detail, the second molding portion <b>320</b> may be in contact with the active surface of the third semiconductor chip <b>230</b>. The second molding portion <b>320</b> may cover the top surface of the third semiconductor chip <b>230</b>.</p><p id="p-0042" num="0041">In an embodiment, the second molding portion <b>320</b> may be formed of or include an insulating polymer (e.g., an epoxy-based polymer). The second molding portion <b>320</b> may further include a reinforcement element (e.g., a silicon filler).</p><p id="p-0043" num="0042">The first and second molding portions <b>310</b> and <b>320</b> may be formed of or include different epoxy-based polymers. In an embodiment, the first and second molding portions <b>310</b> and <b>320</b> may be formed of or include the same epoxy-based polymer but the contents of the reinforcement elements (e.g., silicon fillers) therein may be different from each other. For example, the content of the reinforcement element in the first molding portion <b>310</b> may be smaller or greater than the content of the reinforcement element in the second molding portion <b>320</b>. The first and second molding portions <b>310</b> and <b>320</b> may have different material properties from each other. For example, the first and second molding portions <b>310</b> and <b>320</b> may differ from each other in thermal expansion coefficient and/or elastic modulus. For example, the thermal expansion coefficient of the first molding portion <b>310</b> may be smaller or greater than the thermal expansion coefficient of the second molding portion <b>320</b>. The elastic modulus of the first molding portion <b>310</b> may be smaller or greater than the elastic modulus of the second molding portion <b>320</b>.</p><p id="p-0044" num="0043">The first and second molding portions <b>310</b> and <b>320</b> may have different thicknesses from each other. For example, the thickness of the first molding portion <b>310</b> may be smaller or larger than the thickness of the second molding portion <b>320</b>. In an embodiment, the thickness of the first molding portion <b>310</b> may be substantially equal to the thickness of the second molding portion <b>320</b>.</p><p id="p-0045" num="0044">Since the first molding portion <b>310</b> covering the first and second semiconductor chips <b>210</b> and <b>220</b> has a different material property from the second molding portion <b>320</b> covering the third semiconductor chip <b>230</b>, it may be possible to more easily control a warpage phenomenon in the semiconductor package. Thus, reliability of the semiconductor package may be improved.</p><p id="p-0046" num="0045">The bump patterns <b>150</b> may be disposed on the third semiconductor chip <b>230</b>. The bump patterns <b>150</b> may be provided on the third chip pads <b>231</b>, respectively. Each of the bump patterns <b>150</b> may be formed of or include a conductive metallic material. For example, each of the bump patterns <b>150</b> may be formed of or include copper (Cu). A top surface of each of the bump patterns <b>150</b> may be substantially coplanar with a top surface of the second molding portion <b>320</b>. The bump patterns <b>150</b> may be provided to penetrate the second molding portion <b>320</b> and to be in contact with the third chip pads <b>231</b>.</p><p id="p-0047" num="0046">The third semiconductor chip <b>230</b> and the redistribution substrate <b>100</b> may be electrically connected to each other by the bump patterns <b>150</b>. In detail, the bump patterns <b>150</b> may be provided to be in contact with the first redistribution pattern <b>110</b> and to electrically connect the third semiconductor chip <b>230</b> to the redistribution substrate <b>100</b>.</p><p id="p-0048" num="0047">The mold via <b>160</b> may be provided to penetrate the second molding portion <b>320</b>. The mold via <b>160</b> may be used to electrically connect the first semiconductor chip <b>210</b> to the redistribution substrate <b>100</b> and to electrically connect the second semiconductor chip <b>220</b> to the redistribution substrate <b>100</b>.</p><p id="p-0049" num="0048">The mold via <b>160</b> may include a via portion <b>160</b>V and a wire portion <b>160</b>W. The wire portion <b>160</b>W of the mold via <b>160</b> may be disposed in the first insulating layer <b>101</b>. The wire portion <b>160</b>W of the mold via <b>160</b> may be disposed on the second molding portion <b>320</b>. The wire portion <b>160</b>W of the mold via <b>160</b> may be located at substantially the same level as the first redistribution pattern <b>110</b>. As an example, a top surface of the wire portion <b>160</b>W of the mold via <b>160</b> and a top surface of the first redistribution pattern <b>110</b> may be located at substantially the same level. A bottom surface of the wire portion <b>160</b>W of the mold via <b>160</b> may be coplanar with the bottom surface of the first redistribution pattern <b>110</b>. The mold via <b>160</b> may be in contact with the second redistribution pattern <b>120</b>. The wire portion <b>160</b>W of the mold via <b>160</b> may be in contact with the via portion <b>120</b>V of the second redistribution pattern <b>120</b>.</p><p id="p-0050" num="0049">The via portion <b>160</b>V may be a portion of the mold via <b>160</b> which is vertically extended to penetrate the second molding portion <b>320</b>. The via portion <b>160</b>V of the mold via <b>160</b> may be in contact with the first chip pad <b>211</b> of the first semiconductor chip <b>210</b> or the second chip pad <b>221</b> of the second semiconductor chip <b>220</b>.</p><p id="p-0051" num="0050">The via portion <b>160</b>V of the mold via <b>160</b> may be connected to the wire portion <b>160</b>W of the mold via <b>160</b>. The via portion <b>160</b>V may be a portion of the mold via <b>160</b> which is extended from the wire portion <b>160</b>W of the mold via <b>160</b> in a direction perpendicular to the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. In detail, the via portion <b>160</b>V may be a portion of the mold via <b>160</b> which is extended from the wire portion <b>160</b>W of the mold via <b>160</b> in a direction from the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> toward the second surface <b>100</b><i>b</i>. The wire portion <b>160</b>W of the mold via <b>160</b> may have a width or length larger than the via portion <b>160</b>V of the mold via <b>160</b>.</p><p id="p-0052" num="0051">The connection terminal <b>400</b> may be disposed on the bonding pad <b>140</b>. The connection terminal <b>400</b> may be provided on the body portion of the bonding pad <b>140</b>. The connection terminal <b>400</b> may be electrically connected to the first to third semiconductor chips <b>210</b>, <b>220</b>, and <b>230</b> through the redistribution substrate <b>100</b>. The connection terminal <b>400</b> may include a solder ball, a solder bump, a solder pillar, and/or combinations thereof. In an embodiment, the connection terminal <b>400</b> may be formed of or include a soldering material.</p><p id="p-0053" num="0052">In an embodiment, a plurality of the connection terminals <b>400</b> may be provided. A pitch between the connection terminals <b>400</b> may be a first pitch P<b>10</b>. A pitch between the bump patterns <b>150</b> may be a second pitch P<b>20</b>. A pitch between the bump pattern <b>150</b> and the mold via <b>160</b>, which are adjacent to each other, may be a third pitch P<b>30</b>. The first pitch P<b>10</b> may be larger than both of the second pitch P<b>20</b> and the third pitch P<b>30</b>. The second pitch P<b>20</b> may be equal to or different from the third pitch P<b>30</b>.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is an enlarged sectional view illustrating a portion &#x2018;M&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is an enlarged sectional view illustrating a portion &#x2018;N&#x2019; of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The redistribution patterns <b>110</b>, <b>120</b>, and <b>130</b>, the mold via <b>160</b>, and the bump patterns <b>150</b> will be described in more detail with reference to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>. In the following description, an element previously described with reference to <figref idref="DRAWINGS">FIG. <b>1</b></figref> may not be described in much further detail for the sake of brevity.</p><p id="p-0055" num="0054">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the mold via <b>160</b> may include a seed pattern <b>161</b> and a conductive pattern <b>163</b>. The conductive pattern <b>163</b> of the mold via <b>160</b> may be provided in the first insulating layer <b>101</b> and in the second molding portion <b>320</b>. The conductive pattern <b>163</b> of the mold via <b>160</b> may be formed of or include a conductive material. As an example, the conductive pattern <b>163</b> of the mold via <b>160</b> may be formed of or include copper (Cu). The seed pattern <b>161</b> of the mold via <b>160</b> may be interposed between the second chip pad <b>221</b> and the conductive pattern <b>163</b> of the mold via <b>160</b> and between the second molding portion <b>320</b> and the conductive pattern <b>163</b> of the mold via <b>160</b>. The seed pattern <b>161</b> of the mold via <b>160</b> may be in contact with the second chip pad <b>221</b>. The seed pattern <b>161</b> of the mold via <b>160</b> may be formed of or include a conductive material. As an example, the seed pattern <b>161</b> of the mold via <b>160</b> may be formed of or include electroless copper. The seed pattern <b>161</b> of the mold via <b>160</b> may not include titanium (Ti). Since the seed pattern <b>161</b> of the mold via <b>160</b> is formed on the second molding portion <b>320</b>, it may be possible to use the electroless copper, unlike the case that it is formed on the insulating layers <b>101</b>, <b>102</b>, and <b>103</b> including a photosensitive insulating resin.</p><p id="p-0056" num="0055">The seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b> may be formed of or include the same metallic material. In an embodiment, each of the seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b> may be formed of or include copper (Cu). A density of a metallic material of the seed pattern <b>161</b> of the mold via <b>160</b> may be different from a density of a metallic material of the conductive pattern <b>163</b> of the mold via <b>160</b>. For example, the density of the metallic material of the seed pattern <b>161</b> of the mold via <b>160</b> may be smaller than the density of the metallic material of the conductive pattern <b>163</b> of the mold via <b>160</b>.</p><p id="p-0057" num="0056">Each of the via and wire portions <b>160</b>V and <b>160</b>W of the mold via <b>160</b> may include the seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b>. The seed pattern <b>161</b> of the mold via <b>160</b> may not be extended to regions on side and top surfaces of the conductive pattern <b>163</b> of the mold via <b>160</b>.</p><p id="p-0058" num="0057">An interface between the seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b> may be a first interface IF<b>1</b>. Since the seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b> include the same metallic material, the first interface IF<b>1</b> may be invisible. For example, the seed and conductive patterns <b>161</b> and <b>163</b> of the mold via <b>160</b> may be provided as a single element.</p><p id="p-0059" num="0058">An upper width of the via portion <b>160</b>V of the mold via <b>160</b> may be a first width W<b>1</b>. A lower width of the via portion <b>160</b>V of the mold via <b>160</b> may be a second width W<b>2</b>. The first width W<b>1</b> may be larger than the second width W<b>2</b>. A width of the via portion <b>160</b>V of the mold via <b>160</b> may gradually increase in a direction from the second semiconductor chip <b>220</b> toward the redistribution substrate <b>100</b>.</p><p id="p-0060" num="0059">A thickness of the second chip pad <b>221</b> may be a first thickness T<b>1</b>. The first thickness T<b>1</b> may range from 5 &#x3bc;m to 15 &#x3bc;m. Although not shown, a thickness of the first chip pad <b>211</b> may be substantially equal to the thickness of the second chip pad <b>221</b>. In other words, the thickness of the first chip pad <b>211</b> may range from 5 &#x3bc;m to 15 &#x3bc;m. The first thickness T<b>1</b> may be larger than a thickness of the seed pattern <b>161</b> of the mold via <b>160</b>.</p><p id="p-0061" num="0060">The second chip pad <b>221</b> and the seed pattern <b>161</b> of the mold via <b>160</b> may be formed of or include the same metallic material. As an example, the second chip pad <b>221</b> and the seed pattern <b>161</b> of the mold via <b>160</b> may be formed of or include copper (Cu). A density of a metallic material of the seed pattern <b>161</b> of the mold via <b>160</b> may be different from a density of a metallic material of the second chip pad <b>221</b>. For example, the density of the metallic material of the seed pattern <b>161</b> of the mold via <b>160</b> may be smaller than the density of the metallic material of the second chip pad <b>221</b>.</p><p id="p-0062" num="0061">An interface between the second chip pad <b>221</b> and the seed pattern <b>161</b> of the mold via <b>160</b> may be a second interface IF<b>2</b>. Since the seed pattern <b>161</b> of the mold via <b>160</b> and the second chip pad <b>221</b> include the same metallic material, the second interface IF<b>2</b> may be invisible. For example, the seed pattern <b>161</b> of the mold via <b>160</b> and the second chip pad <b>221</b> may be provided as a single element.</p><p id="p-0063" num="0062">The second redistribution pattern <b>120</b> may include a barrier/seed pattern <b>121</b> and a conductive pattern <b>123</b>. The conductive pattern <b>123</b> of the second redistribution pattern <b>120</b> may be provided on the top surface of the first insulating layer <b>101</b> and in the first insulating layer <b>101</b>. The conductive pattern <b>123</b> of the second redistribution pattern <b>120</b> may be formed of or include a conductive material (e.g., copper (Cu)). The barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b> may be interposed between the conductive pattern <b>123</b> of the second redistribution pattern <b>120</b> and the first insulating layer <b>101</b>. The barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b> may be formed of or include at least one of conductive materials (e.g., copper, titanium, and/or alloys thereof). As an example, the barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b> may be formed of or include a titanium/copper alloy.</p><p id="p-0064" num="0063">Each of the via and wire portions <b>120</b>V and <b>120</b>W of the second redistribution pattern <b>120</b> may include the barrier/seed pattern <b>121</b> and the conductive pattern <b>123</b>. The barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b> may not be extended to regions on side and top surfaces of the conductive pattern <b>123</b> of the second redistribution pattern <b>120</b>.</p><p id="p-0065" num="0064">The third redistribution pattern <b>130</b> may include a barrier/seed pattern <b>131</b> and a conductive pattern <b>133</b>. The conductive pattern <b>133</b> of the third redistribution pattern <b>130</b> may be provided on the top surface of the second insulating layer <b>102</b> and in the second insulating layer <b>102</b>. The conductive pattern <b>133</b> of the third redistribution pattern <b>130</b> may be formed of or include a conductive material (e.g., copper (Cu)). The barrier/seed pattern <b>131</b> of the third redistribution pattern <b>130</b> may be interposed between the conductive pattern <b>133</b> of the third redistribution pattern <b>130</b> and the second insulating layer <b>102</b>. The barrier/seed pattern <b>131</b> of the third redistribution pattern <b>130</b> may be formed of or include at least one of conductive materials (e.g., copper, titanium, and/or alloys thereof). As an example, the barrier/seed pattern <b>131</b> of the third redistribution pattern <b>130</b> may be formed of or include a titanium/copper alloy.</p><p id="p-0066" num="0065">Each of the via portion <b>130</b>V and the wire portion <b>130</b>W of the third redistribution pattern <b>130</b> may include the barrier/seed pattern <b>131</b> and the conductive pattern <b>133</b>. The barrier/seed pattern <b>131</b> of the third redistribution pattern <b>130</b> may not be extended to regions on side and top surfaces of the conductive pattern <b>133</b> of the third redistribution pattern <b>130</b>.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the first redistribution pattern <b>110</b> may include a seed pattern <b>111</b> and a conductive pattern <b>113</b>. The seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be provided on the second molding portion <b>320</b>. The conductive pattern <b>113</b> of the first redistribution pattern <b>110</b> may be interposed between the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> and the second redistribution pattern <b>120</b>. The conductive pattern <b>113</b> of the first redistribution pattern <b>110</b> may be formed of or include a conductive material. As an example, the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b> may be formed of or include copper (Cu). The seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be interposed between the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b> and the bump pattern <b>150</b>. The seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be formed of or include a conductive material. As an example, the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be formed of or include electroless copper. The seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may not include titanium.</p><p id="p-0068" num="0067">The seed and conductive patterns <b>111</b> and <b>113</b> of the first redistribution pattern <b>110</b> may be formed of or include the same metallic material. In an embodiment, each of the seed pattern <b>111</b> and the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b> may be formed of or include copper (Cu). A density of a metallic material of the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be different from a density of a metallic material of the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b>. For example, the density of the metallic material of the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be smaller than the density of the metallic material of the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b>.</p><p id="p-0069" num="0068">An interface between the seed and conductive patterns <b>111</b> and <b>113</b> of the first redistribution pattern <b>110</b> may be a third interface IF<b>3</b>. Since the seed and conductive patterns <b>111</b> and <b>113</b> of the first redistribution pattern <b>110</b> include the same metallic material, the third interface IF<b>3</b> may be invisible. For example, the seed and conductive patterns <b>111</b> and <b>113</b> of the first redistribution pattern <b>110</b> may be provided as a single element.</p><p id="p-0070" num="0069">The bump pattern <b>150</b> may be in contact with the first redistribution pattern <b>110</b>. A width of the bump pattern <b>150</b> may be a third width W<b>3</b>. As an example, the third width W<b>3</b> may be constant, regardless of the height of the bump pattern <b>150</b>.</p><p id="p-0071" num="0070">An interface between the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> and the bump pattern <b>150</b> may be a fourth interface IF<b>4</b>. An interface between the bump pattern <b>150</b> and the third chip pad <b>231</b> may be a fifth interface IF<b>5</b>. As an example, the bump pattern <b>150</b>, the third chip pad <b>231</b>, and the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be formed of or include the same metallic material (e.g., copper). In this case, the fourth interface IF<b>4</b> and the fifth interface IF<b>5</b> may be invisible.</p><p id="p-0072" num="0071"><figref idref="DRAWINGS">FIGS. <b>3</b>A to <b>3</b>J</figref> are sectional views illustrating a method of fabricating a semiconductor package according to an embodiment of inventive concepts.</p><p id="p-0073" num="0072">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>A</figref>, the first and second semiconductor chips <b>210</b> and <b>220</b> may be disposed on a tape <b>800</b>. The tape <b>800</b> may be formed of or include, for example, polyimide. Each of the first and second semiconductor chips <b>210</b> and <b>220</b> may include the active surface <b>210</b><i>a </i>or <b>220</b><i>a </i>and the inactive surface <b>210</b><i>b </i>or <b>220</b><i>b</i>, which are opposite to each other. The first semiconductor chip <b>210</b> may include the first chip pad <b>211</b> disposed adjacent to the active surface <b>210</b><i>a</i>. The second semiconductor chip <b>220</b> may include the second chip pad <b>221</b> disposed adjacent to the active surface <b>220</b><i>a</i>. The first and second semiconductor chips <b>210</b> and <b>220</b> may be disposed on the tape <b>800</b> in a face-down manner Each of the first and second semiconductor chips <b>210</b> and <b>220</b> may be a memory chip (e.g., a DRAM, SRAM, MRAM, or FLASH memory chip). In an embodiment, each of the first and second semiconductor chips <b>210</b> and <b>220</b> may be a logic chip.</p><p id="p-0074" num="0073">The first molding portion <b>310</b> may be formed to cover the first and second semiconductor chips <b>210</b> and <b>220</b>. The first molding portion <b>310</b> may be formed of or include an insulating polymer (e.g., an epoxy-based polymer). The first molding portion <b>310</b> may further include a reinforcement element (e.g., a silicon filler). A grinding process may be additionally performed after the formation of the first molding portion <b>310</b>. As a result, the top surface of the first molding portion <b>310</b> may become flat. A carrier substrate <b>900</b> may be disposed on the top surface of the first molding portion <b>310</b>.</p><p id="p-0075" num="0074">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>B</figref>, the resulting structure of <figref idref="DRAWINGS">FIG. <b>3</b>A</figref> may be inverted, and then, the tape <b>800</b> may be removed. Accordingly, the first and second chip pads <b>211</b> and <b>221</b> may be exposed to the outside near the active surfaces <b>210</b><i>a </i>and <b>220</b><i>a </i>of the first and second semiconductor chips <b>210</b> and <b>220</b>, respectively.</p><p id="p-0076" num="0075">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>C</figref>, the third semiconductor chip <b>230</b> may be disposed on the first and second semiconductor chips <b>210</b> and <b>220</b>. In an embodiment, the third semiconductor chip <b>230</b> may be a logic chip. The third semiconductor chip <b>230</b> may include the third chip pads <b>231</b>, which are disposed adjacent to an active surface thereof. The adhesive layer <b>240</b> may be interposed between the third semiconductor chip <b>230</b> and the first semiconductor chip <b>210</b> and between the third semiconductor chip <b>230</b> and the second semiconductor chip <b>220</b>. The bump patterns <b>150</b> may be disposed on the third chip pads <b>231</b> of the third semiconductor chip <b>230</b>.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>D</figref>, the second molding portion <b>320</b> may be formed to cover the third semiconductor chip <b>230</b>. The second molding portion <b>320</b> may be formed of or include an insulating polymer (e.g., epoxy-based polymer). The second molding portion <b>320</b> may further include a reinforcement element (e.g., a silicon filler). A grinding process may be additionally performed after the formation of the second molding portion <b>320</b>. As a result, the top surface of the second molding portion <b>320</b> may become flat. The top surface of the second molding portion <b>320</b> may be coplanar with the top surface of each of the bump patterns <b>150</b>.</p><p id="p-0078" num="0077">The first and second molding portions <b>310</b> and <b>320</b> may be formed of or include different epoxy-based polymers. In an embodiment, the first and second molding portions <b>310</b> and <b>320</b> may be formed of or include the same epoxy-based polymer but the contents of the reinforcement elements (e.g., silicon fillers) therein may be different from each other. In other words, the first and second molding portions <b>310</b> and <b>320</b> may be formed to have different material properties from each other. For example, the first and second molding portions <b>310</b> and <b>320</b> may differ from each other in their thermal expansion coefficient and/or elastic modulus.</p><p id="p-0079" num="0078">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>E</figref>, mold holes <b>329</b> may be formed by patterning the second molding portion <b>320</b>. As an example, the patterning process may be a laser drilling process. The mold hole <b>329</b> may be a hole that is formed to penetrate the second molding portion <b>320</b>. The mold hole <b>329</b> may be formed to expose one of the first chip pad <b>211</b> or the second chip pad <b>221</b>. In an embodiment, the mold hole <b>329</b> may be formed to have a gradually increasing width in an upward direction.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>F</figref>, a first seed layer <b>119</b> may be formed along the top surface of the second molding portion <b>320</b> and an inner side surface and a bottom surface of the mold hole <b>329</b>. The first seed layer <b>119</b> may conformally cover the top surface of the second molding portion <b>320</b>, the top surface of each of the bump patterns <b>150</b>, the inner side surface of the mold hole <b>329</b>, the top surface of the first chip pad <b>211</b>, and the top surface of the second chip pad <b>221</b>. The first seed layer <b>119</b> may be formed of or include a conductive metallic material. As an example, the first seed layer <b>119</b> may be formed of or include electroless copper.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>G</figref>, first resist patterns <b>500</b> may be formed on the first seed layer <b>119</b>. The formation of the first resist pattern <b>500</b> may include forming a photoresist material on the first seed layer <b>119</b> and patterning the first resist pattern <b>500</b> to form first openings. The patterning of the first resist pattern <b>500</b> may be performed through exposing and developing processes. Each of the first openings may be formed to expose a portion of the first seed layer <b>119</b>.</p><p id="p-0082" num="0081">First conductive layers <b>110</b>M may be respectively formed in the first openings to cover the first seed layer <b>119</b>. The first conductive layers <b>110</b>M may fill lower portions of the first openings, respectively. For example, the first conductive layers <b>110</b>M may fill the first openings, respectively, but may not be extended to a region on a top surface of the first resist pattern <b>500</b>. The first conductive layers <b>110</b>M may be formed by an electroplating process using the first seed layer <b>119</b> as an electrode. An additional planarization process may not be performed during the formation of the first conductive layers <b>110</b>M. Each of the first conductive layers <b>110</b>M may be formed of or include a conductive metallic material. As an example, each of the first conductive layers <b>110</b>M may be formed of or include copper (Cu). The first conductive layers <b>110</b>M and the first seed layer <b>119</b> may be formed of or include the same metallic material. A density of a metallic material of the first conductive layer <b>110</b>M may be different from a density of a metallic material of the first seed layer <b>119</b>. For example, the density of the metallic material of the first seed layer <b>119</b> may be smaller than the density of the metallic material of the first conductive layer <b>110</b>M.</p><p id="p-0083" num="0082">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>H</figref>, the first resist pattern <b>500</b> may be removed, and thus, a top surface of a first portion of the first seed layer <b>119</b> may be exposed. For example, the first resist pattern <b>500</b> may be removed by a strip process.</p><p id="p-0084" num="0083">The seed pattern <b>161</b> of the mold via <b>160</b> and the seed pattern <b>111</b> of the first redistribution pattern <b>110</b> may be formed by removing the exposed first portion of the first seed layer <b>119</b>. In an embodiment, the first portion of the first seed layer <b>119</b> may be removed by an etching process. The etching process may be a wet etching process. In the etching process, the first conductive layers <b>110</b>M may have an etch selectivity with respect to the first seed layer <b>119</b>. The first seed layer <b>119</b> may include second portions, which are disposed below bottom surfaces of the first conductive layers <b>110</b>M and are not exposed to the etching process. The second portions of the first seed layer <b>119</b>, which are left after the etching process, may form the seed pattern <b>161</b> of the mold via <b>160</b> and the seed pattern <b>111</b> of the first redistribution pattern <b>110</b>. The first conductive layers <b>110</b>M may constitute the conductive pattern <b>163</b> of the mold via <b>160</b> and the conductive pattern <b>113</b> of the first redistribution pattern <b>110</b>. Accordingly, the first redistribution patterns <b>110</b> and the mold via <b>160</b> may be formed. The first redistribution pattern <b>110</b> may include the seed pattern <b>111</b> and the conductive pattern <b>113</b>, and the mold via <b>160</b> may include the seed pattern <b>161</b> and the conductive pattern <b>163</b>.</p><p id="p-0085" num="0084">The mold via <b>160</b> may include the via portion <b>160</b>V and the wire portion <b>160</b>W. The via portion <b>160</b>V of the mold via <b>160</b> may be provided on one of the mold holes <b>329</b>.</p><p id="p-0086" num="0085">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>I</figref>, the first insulating layer <b>101</b> may be formed on the second molding portion <b>320</b>. The first insulating layer <b>101</b> may cover the top surface of the second molding portion <b>320</b>, the top and side surfaces of the first redistribution pattern <b>110</b>, and the top and side surfaces of the wire portion <b>160</b>W of the mold via <b>160</b>. In an embodiment, the first insulating layer <b>101</b> may be formed through a coating process (e.g., a spin coating process or a slit coating process). The first insulating layer <b>101</b> may be formed of or include at least one of organic materials (e.g., a photosensitive polymer) or photo-imageable dielectric (PID) resins. In the present specification, the photosensitive polymer may include at least one of, for example, photosensitive polyimide, polybenzoxazole, phenol-based polymer, or benzocyclobutene-based polymer.</p><p id="p-0087" num="0086">The first insulating layer <b>101</b> may be patterned to form a first hole <b>117</b> in the first insulating layer <b>101</b>. The patterning of the first insulating layer <b>101</b> may be performed through exposing and developing processes. The first hole <b>117</b> may be formed to expose a top surface of one of the first redistribution pattern <b>110</b> and the mold via <b>160</b>. The first hole <b>117</b> may be formed to have a tapered shape. For example, a diameter of an upper region of the first hole <b>117</b> may be larger than a diameter of a lower region of the first hole <b>117</b>. A width of the upper region of the first hole <b>117</b> may be larger than a width of the lower region of the first hole <b>117</b>. An inner side surface of the first insulating layer <b>101</b> may be defined by the first hole <b>117</b>.</p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIG. <b>3</b>J</figref>, a second barrier/seed layer (not shown) may be formed along the top surface of the first insulating layer <b>101</b> and an inner side surface and a bottom surface of the first hole <b>117</b>. The second barrier/seed layer may conformally cover the top surface of the first insulating layer <b>101</b>, the inner side surface of the first insulating layer <b>101</b>, the top surface of the first redistribution pattern <b>110</b>, and the top surface of the mold via <b>160</b>. The second barrier/seed layer may be formed of or include at least one of conductive materials (e.g., copper, titanium, and/or alloys thereof). As an example, the second barrier/seed layer may be formed of or include a titanium/copper alloy.</p><p id="p-0089" num="0088">Second resist patterns (not shown) may be formed on the second barrier/seed layer. The formation of the second resist pattern may include forming a photoresist material on the second barrier/seed layer and patterning the second resist pattern to form second openings. The patterning of the second resist pattern may be performed through exposing and developing processes. Each of the second openings may be formed to expose a portion of the second barrier/seed layer.</p><p id="p-0090" num="0089">Second conductive layers (not shown) may be formed in the second openings, respectively, to cover the second barrier/seed layer. The second conductive layers may be formed by an electroplating process using the second barrier/seed layer as an electrode. Each of the second conductive layers may be formed of or include a conductive metallic material. For example, each of the second conductive layers may be formed of or include copper (Cu).</p><p id="p-0091" num="0090">The second resist pattern may be removed, and in this case, a top surface of a first portion of the second barrier/seed layer may be exposed. The barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b> may be formed by removing the exposed first portion of the second barrier/seed layer. The removal of the first portion of the second barrier/seed layer may be performed by an etching process. The etching process may be a wet etching process. In the etching process, the second conductive layers may have an etch selectivity with respect to the second barrier/seed layer. The second barrier/seed layer may include second portions, which are disposed below bottom surface of the second conductive layers and are not exposed to the etching process. The second portions of the second barrier/seed layer, which are left after the etching process, may form the barrier/seed pattern <b>121</b> of the second redistribution pattern <b>120</b>. The second conductive layers may constitute the conductive pattern <b>123</b> of the second redistribution pattern <b>120</b>.</p><p id="p-0092" num="0091">The second redistribution pattern <b>120</b> may include the via portion <b>120</b>V and the wire portion <b>120</b>W. The via portion <b>120</b>V of the second redistribution pattern <b>120</b> may be provided in one of the first holes <b>117</b>.</p><p id="p-0093" num="0092">The second insulating layer <b>102</b> may be formed to cover the second redistribution pattern <b>120</b>. For example, the second insulating layer <b>102</b> may be formed to cover top and side surfaces of the wire portion <b>120</b>W of the second redistribution pattern <b>120</b>. The second insulating layer <b>102</b> may be formed by a coating process (e.g., a spin coating process or a slit coating process). The second insulating layer <b>102</b> may be formed of or include the same material as the first insulating layer <b>101</b>.</p><p id="p-0094" num="0093">The third redistribution pattern <b>130</b> may be formed on the second redistribution pattern <b>120</b>. In an embodiment, the third redistribution pattern <b>130</b> may be formed by substantially the same process as that for the second redistribution pattern <b>120</b>.</p><p id="p-0095" num="0094">The third insulating layer <b>103</b> may be formed to cover the third redistribution pattern <b>130</b>. The bonding pad <b>140</b> may be formed on the third redistribution pattern <b>130</b>.</p><p id="p-0096" num="0095">Referring back to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the connection terminal <b>400</b> may be formed on the bonding pad <b>140</b>. The formation of the connection terminal <b>400</b> may include performing a solder ball attaching process on the bonding pad <b>140</b>.</p><p id="p-0097" num="0096"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a sectional view illustrating a semiconductor package according to an embodiment of inventive concepts. For concise description, an element previously described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>2</b>A, and <b>2</b>B</figref> may be identified by the same reference number without repeating an overlapping description thereof.</p><p id="p-0098" num="0097">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the first redistribution pattern <b>110</b> may include a via portion <b>110</b>V and a wire portion <b>110</b>W. The wire portion <b>110</b>W of the first redistribution pattern <b>110</b> may be disposed in the first insulating layer <b>101</b>. The wire portion <b>110</b>W of the first redistribution pattern <b>110</b> may be disposed on the top surface of the second molding portion <b>320</b>. The wire portion <b>110</b>W of the first redistribution pattern <b>110</b> may be in contact with the second redistribution pattern <b>120</b>. The via portion <b>110</b>V of the first redistribution pattern <b>110</b> may be provided on the bump pattern <b>150</b> and may be connected to the wire portion <b>110</b>W of the first redistribution pattern <b>110</b>. The via portion <b>110</b>V may be a portion of the first redistribution pattern <b>110</b> which is extended from the wire portion <b>110</b>W of the first redistribution pattern <b>110</b> in a direction perpendicular to the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b>. In detail, the via portion <b>110</b>V may be a portion of the first redistribution pattern <b>110</b> which is extended from the wire portion <b>110</b>W of the first redistribution pattern <b>110</b> in a direction from the first surface <b>100</b><i>a </i>of the redistribution substrate <b>100</b> toward the second surface <b>100</b><i>b</i>. The wire portion <b>110</b>W of the first redistribution pattern <b>110</b> may have a width or length larger than the via portion <b>110</b>V of the first redistribution pattern <b>110</b>. The via portion <b>110</b>V of the first redistribution pattern <b>110</b> may be provided in the second molding portion <b>320</b>. The via portion <b>110</b>V of the first redistribution pattern <b>110</b> may be provided to penetrate a portion of the second molding portion <b>320</b> and to be in contact with the bump pattern <b>150</b>. A top surface <b>320</b><i>a </i>of the second molding portion <b>320</b> may be located at a level higher than a top surface <b>150</b><i>a </i>of each of the bump patterns <b>150</b>.</p><p id="p-0099" num="0098">According to an embodiment of inventive concepts, a plurality of semiconductor chips in a semiconductor package may not be mounted separately in a plurality of package substrates. Accordingly, it may be possible to reduce a total thickness of the semiconductor package, to omit a process of additionally forming a redistribution substrate or a post, and to simplify a fabrication process. As a result, it may be possible to reduce a size of the semiconductor package and to reduce fabrication cost.</p><p id="p-0100" num="0099">According to an embodiment of inventive concepts, a semiconductor package may include a first molding portion covering first and second semiconductor chips and a second molding portion covering a third semiconductor chip, and the first molding portion and the second molding portion may have different material properties from each other. Accordingly, it may be possible to more easily control a warpage phenomenon in the semiconductor package. As a result, reliability of the semiconductor package may be improved.</p><p id="p-0101" num="0100">While some example embodiments of inventive concepts have been particularly shown and described, it will be understood by one of ordinary skill in the art that variations in form and detail may be made therein without departing from the spirit and scope of inventive concepts in the attached claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package, comprising:<claim-text>a redistribution substrate comprising a first surface and a second surface, which are opposite each other;</claim-text><claim-text>a first semiconductor chip on the first surface of the redistribution substrate;</claim-text><claim-text>a first molding portion on a side surface of the first semiconductor chip;</claim-text><claim-text>a second semiconductor chip between the first semiconductor chip and the redistribution substrate;</claim-text><claim-text>a second molding portion between the redistribution substrate and the first molding portion, the second molding portion on a side surface of the second semiconductor chip;</claim-text><claim-text>bump patterns between the second semiconductor chip and the redistribution substrate; and</claim-text><claim-text>a mold via penetrating the second molding portion and electrically connecting the first semiconductor chip to the redistribution substrate, wherein</claim-text><claim-text>the redistribution substrate comprises an insulating layer, a first redistribution pattern in the insulating layer, and a second redistribution pattern in the insulating layer,</claim-text><claim-text>the first redistribution pattern and the second redistribution pattern are sequentially stacked in a direction from the first surface of the redistribution substrate toward the second surface,</claim-text><claim-text>the mold via is in contact with the second redistribution pattern, and</claim-text><claim-text>the bump patterns are in contact with the first redistribution pattern.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the mold via comprises a wire portion and a via portion,</claim-text><claim-text>the wire portion is on the second molding portion; and</claim-text><claim-text>the via portion extends vertically and penetrates the second molding portion, and</claim-text><claim-text>a width of the via portion of the mold via increases in a direction from the first semiconductor chip toward the redistribution substrate.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a third semiconductor chip in the first molding portion and spaced apart from the first semiconductor chip,</claim-text><claim-text>wherein the second semiconductor chip is between the third semiconductor chip and the redistribution substrate.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first semiconductor chip comprises an active surface and an inactive surface, which are opposite each other, and</claim-text><claim-text>the first molding portion is in contact with the inactive surface of the first semiconductor chip.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00004">claim 4</claim-ref>, further comprising:<claim-text>an adhesive layer between the first semiconductor chip and the second semiconductor chip,</claim-text><claim-text>wherein the adhesive layer is in contact with the active surface of the first semiconductor chip, and</claim-text><claim-text>a bottom surface of the adhesive layer is coplanar with a bottom surface of the second molding portion.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a thermal expansion coefficient of the first molding portion and a thermal expansion coefficient of the second molding portion are different from each other.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the mold via comprises a seed pattern and a conductive pattern on the seed pattern,</claim-text><claim-text>the seed pattern is in contact with the second molding portion,</claim-text><claim-text>the seed pattern and the conductive pattern comprise a same metallic material, and</claim-text><claim-text>a density of the metallic material in the seed pattern is different from a density of the metallic material in the conductive pattern.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first semiconductor chip comprises a chip pad, which is provided therein and contacts the mold via, and</claim-text><claim-text>a thickness of the chip pad ranges from 5 &#x3bc;m to 15 &#x3bc;m.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>connection terminals on the second surface of the redistribution substrate,</claim-text><claim-text>wherein a pitch between the connection terminals is larger than a pitch between the bump patterns.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a top surface of the second molding portion is at a level higher than a top surface of each of the bump patterns.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A semiconductor package, comprising:<claim-text>a redistribution substrate comprising a first surface and a second surface, which are opposite to each other;</claim-text><claim-text>a first semiconductor chip and a second semiconductor chip on the first surface of the redistribution substrate,</claim-text><claim-text>each of the first semiconductor chip and the second semiconductor chip comprising an active surface and an inactive surface, which are opposite each other;</claim-text><claim-text>a third semiconductor chip between the first semiconductor chip and the redistribution substrate and between the second semiconductor chip and the redistribution substrate;</claim-text><claim-text>a first molding portion on a side surface of each of the first semiconductor chip and the second semiconductor chip;</claim-text><claim-text>a second molding portion between the redistribution substrate and the first molding portion, the second molding portion on a side surface of the third semiconductor chip; and</claim-text><claim-text>a mold via penetrating the second molding portion and electrically connecting the redistribution substrate to the first semiconductor chip,</claim-text><claim-text>wherein a width of the mold via in the second molding portion increases in a direction from the first semiconductor chip toward the redistribution substrate, and</claim-text><claim-text>the first molding portion is in contact with the inactive surface of each of the first semiconductor chip and the second semiconductor chip.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein<claim-text>the mold via comprises a seed pattern and a conductive pattern on the seed pattern,</claim-text><claim-text>the seed pattern is in contact with the second molding portion, and</claim-text><claim-text>the seed pattern and the conductive pattern comprise a same material.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein<claim-text>the redistribution substrate comprises an insulating layer, a first redistribution pattern in the insulating layer, and a second redistribution pattern in the insulating layer,</claim-text><claim-text>the first redistribution pattern and the second redistribution pattern are sequentially stacked in a direction from the first surface of the redistribution substrate toward the second surface,</claim-text><claim-text>the first redistribution pattern comprises a seed pattern and a conductive pattern on the seed pattern, which is in contact with the second molding portion, and a conductive pattern, which is provided on the seed pattern, and</claim-text><claim-text>the seed pattern and the conductive pattern of the first redistribution pattern comprise a same material.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package of <claim-ref idref="CLM-00013">claim 13</claim-ref>, further comprising:<claim-text>a bump pattern between the third semiconductor chip and the redistribution substrate,</claim-text><claim-text>wherein the mold via is in contact with the second redistribution pattern, and</claim-text><claim-text>the bump pattern is in contact with the first redistribution pattern.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package of <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein a thermal expansion coefficient of the first molding portion and a thermal expansion coefficient of the second molding portion are different from each other.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A semiconductor package, comprising:<claim-text>a redistribution substrate comprising a first surface and a second surface, which are opposite each other, wherein</claim-text><claim-text>the redistribution substrate includes an insulating layer, a first redistribution pattern in the insulating layer, a second redistribution pattern in the insulating layer, a third redistribution pattern in the insulating layer, and a bonding pad on the third redistribution pattern, and</claim-text><claim-text>the first redistribution pattern, the second redistribution pattern, and the third redistribution pattern are sequentially stacked in a direction from the first surface of the redistribution substrate toward the second surface;</claim-text><claim-text>a first semiconductor chip and a second semiconductor chip on the first surface of the redistribution substrate,</claim-text><claim-text>each of the first semiconductor chip and the second semiconductor chip comprising an active surface and an inactive surface, which are opposite to each other;</claim-text><claim-text>a first chip pad adjacent to the active surface of the first semiconductor chip;</claim-text><claim-text>a second chip pad adjacent to the active surface of the second semiconductor chip;</claim-text><claim-text>a first molding portion on a side surface and the inactive surface of each of the first semiconductor chip and the second semiconductor chip;</claim-text><claim-text>a third semiconductor chip between the first semiconductor chip and the redistribution substrate and between the second semiconductor chip and the redistribution substrate;</claim-text><claim-text>an adhesive layer between the first semiconductor chip and the third semiconductor chip and between the second semiconductor chip and the third semiconductor chip;</claim-text><claim-text>a second molding portion between the redistribution substrate and the first molding portion, the second molding portion being provided on a side surface of the third semiconductor chip and a top surface of the third semiconductor chip;</claim-text><claim-text>bump patterns between the redistribution substrate and the third semiconductor chip;</claim-text><claim-text>a mold via penetrating the second molding portion and electrically connecting the redistribution substrate to the first semiconductor chip; and</claim-text><claim-text>a connection terminal provided on the bonding pad, wherein</claim-text><claim-text>the mold via is in contact with the second redistribution pattern, and</claim-text><claim-text>the bump patterns are in contact with the first redistribution pattern.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein a thickness of the first chip pad ranges from 5 &#x3bc;m to 15 &#x3bc;m.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein a bottom surface of the adhesive layer is coplanar with a bottom surface of the second molding portion.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein<claim-text>the mold via comprises a seed pattern and a conductive pattern on the seed pattern,</claim-text><claim-text>the mold via is in contact with the second molding portion,</claim-text><claim-text>the conductive pattern is on the seed pattern, and</claim-text><claim-text>the seed pattern and the conductive pattern comprise a same material.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package of <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein a top surface of the second molding portion is at a level higher than a top surface of each of the bump patterns.</claim-text></claim></claims></us-patent-application>