<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="rom_image_synth_1" LaunchDir="E:/demo/Z7-Lite/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/rom_image_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="clock_synth_1" LaunchDir="E:/demo/Z7-Lite/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/clock_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/demo/Z7-Lite/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="rom_image_synth_1"/>
		<Parent Id="clock_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/demo/Z7-Lite/FPGA/Lab12_FPGA_LCD_img/lcd_img.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="rom_image_synth_1"/>
		<Parent Id="clock_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

