// Seed: 157440078
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire module_0,
    output wire id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    output uwire id_11,
    output uwire id_12,
    output wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    output supply0 id_16,
    output supply0 id_17,
    output tri0 id_18
);
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    input wand id_4,
    input tri1 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri0 id_8
);
  wire id_10;
  generate
    assign id_7 = (id_10);
  endgenerate
  parameter id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_7,
      id_7,
      id_5,
      id_4,
      id_4,
      id_7,
      id_1,
      id_0,
      id_8,
      id_0,
      id_7,
      id_0,
      id_0,
      id_4,
      id_3,
      id_7,
      id_7
  );
  wire id_13;
  assign id_3 = id_11;
endmodule
