
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001056                       # Number of seconds simulated
sim_ticks                                  1056404865                       # Number of ticks simulated
final_tick                               400553119263                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 206929                       # Simulator instruction rate (inst/s)
host_op_rate                                   262965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36199                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338188                       # Number of bytes of host memory used
host_seconds                                 29182.97                       # Real time elapsed on the host
sim_insts                                  6038805989                       # Number of instructions simulated
sim_ops                                    7674106455                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        10112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        22656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        13952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        13184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10624                       # Number of bytes read from this memory
system.physmem.bytes_read::total               121344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        61184                       # Number of bytes written to this memory
system.physmem.bytes_written::total             61184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           79                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          177                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           74                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           76                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           74                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           83                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   948                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             478                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  478                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3271473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9572088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1696319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21446323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1696319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13207058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1696319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12480064                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3029142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8966259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3150307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9208591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2786810                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8966259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3634970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10056750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               114865052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3271473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1696319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1696319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1696319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3029142                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3150307                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2786810                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3634970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           20961660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57917189                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57917189                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57917189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3271473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9572088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1696319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21446323                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1696319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13207058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1696319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12480064                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3029142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8966259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3150307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9208591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2786810                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8966259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3634970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10056750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172782241                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210544                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172308                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22087                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        86856                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80880                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21226                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1006                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2016478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1177805                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210544                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       102106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               244771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61211                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         39676                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124790                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21963                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2339769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.618646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.966688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2094998     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11332      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           17870      0.76%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           23835      1.02%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           25045      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           21285      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11622      0.50%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           17682      0.76%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          116100      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2339769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083109                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464921                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1996085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        60517                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           244151                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          379                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         38635                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34445                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1444178                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         38635                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2002089                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          12642                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        35016                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           238527                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        12856                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1442608                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1549                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         5728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2012781                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6708548                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6708548                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1715223                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          297547                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            40376                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       136206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          778                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1439226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1356979                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          328                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       176702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       430424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2339769                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579963                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.267266                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1758273     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       245496     10.49%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       122451      5.23%     90.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86400      3.69%     94.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        69250      2.96%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        28997      1.24%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        18163      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         9494      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2339769                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            315     12.78%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           911     36.97%     49.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1238     50.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1141491     84.12%     84.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        20229      1.49%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       123150      9.08%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71941      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1356979                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535647                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001816                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5056518                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1616293                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1334697                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1359443                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2783                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        24755                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1403                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         38635                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           9904                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1177                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1439581                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       136206                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72299                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12096                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12931                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25027                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1336850                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       115618                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20128                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              187543                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          189504                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71925                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527701                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1334786                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1334697                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           767285                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2068937                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526851                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370860                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1230442                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       209139                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22144                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2301134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534711                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370462                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1789183     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       257434     11.19%     88.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        93809      4.08%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        44566      1.94%     94.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        42442      1.84%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        22074      0.96%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        16451      0.71%     98.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8552      0.37%     98.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        26623      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2301134                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1230442                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182347                       # Number of memory references committed
system.switch_cpus0.commit.loads               111451                       # Number of loads committed
system.switch_cpus0.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            177388                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1108626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25333                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        26623                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3714079                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2917810                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 193577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1230442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.533346                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.533346                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394735                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394735                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6015293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1860309                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1337537                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          199487                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       179603                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        12191                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        76603                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           69328                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           10833                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          522                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2096114                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1254762                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             199487                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80161                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               247245                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          38357                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         39187                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           121915                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        12080                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2408443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.946910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2161198     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8577      0.36%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18196      0.76%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            7174      0.30%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           40442      1.68%     92.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           36135      1.50%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6865      0.29%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           14864      0.62%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          114992      4.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2408443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078744                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.495298                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2084960                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        50767                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246235                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          756                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         25719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        17719                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          178                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1471103                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1088                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         25719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2087675                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32715                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        10876                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           244327                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         7125                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1469205                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2591                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         2818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1733410                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6915751                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6915751                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1504103                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          229300                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            20349                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       343287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       172506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1588                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8441                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1463941                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          174                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1397913                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          892                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       130796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       319183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2408443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378554                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1912669     79.42%     79.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       147544      6.13%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       122207      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        52675      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        67100      2.79%     95.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        64618      2.68%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        36797      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3006      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1827      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2408443                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3558     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         27383     86.22%     97.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          818      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       880948     63.02%     63.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        12231      0.87%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           84      0.01%     63.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       332691     23.80%     87.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       171959     12.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1397913                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.551805                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              31759                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022719                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5236920                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1594958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1384343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1429672                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        16265                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1484                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         25719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29248                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1679                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1464115                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       343287                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       172506                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           90                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         6291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         7629                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        13920                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1386869                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       331411                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        11044                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              503339                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          181423                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            171928                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547446                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1384460                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1384343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           749034                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1480550                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546448                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.505916                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1115876                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1311333                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       152899                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        12248                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2382724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.550350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.373465                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1907077     80.04%     80.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       173671      7.29%     87.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        81407      3.42%     90.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        80446      3.38%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        21771      0.91%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93628      3.93%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7189      0.30%     99.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5128      0.22%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        12407      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2382724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1115876                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1311333                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                498044                       # Number of memory references committed
system.switch_cpus1.commit.loads               327022                       # Number of loads committed
system.switch_cpus1.commit.membars                 84                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173165                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1166135                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        12723                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        12407                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3834549                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2954206                       # The number of ROB writes
system.switch_cpus1.timesIdled                  47233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 124903                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1115876                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1311333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1115876                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.270276                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.270276                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.440475                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.440475                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6848442                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1613103                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1743019                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           168                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          207647                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       170097                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21992                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        84180                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           78965                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           21047                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1984690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1185992                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             207647                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       100012                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               259324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          63253                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         52223                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           123771                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2337149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.621310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.978526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2077825     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           27553      1.18%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           31996      1.37%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17545      0.75%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19995      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11435      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7654      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           20334      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          122812      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2337149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081966                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.468152                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1968530                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        68971                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           257052                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2034                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         40557                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33719                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1447532                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         40557                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1972009                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14356                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        45655                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           255646                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8921                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1445685                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1810                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4418                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2011902                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6730901                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6730901                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1686287                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          325597                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          378                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          214                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            26155                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       138880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        74425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1786                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        16313                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1441851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          378                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1353616                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1978                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       198899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       464201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2337149                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.579174                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270624                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1768341     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       227715      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       123186      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        85171      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        74623      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        38151      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         9432      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6063      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4467      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2337149                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            335     10.77%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     10.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1440     46.29%     57.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1336     42.94%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1133362     83.73%     83.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        21177      1.56%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       125201      9.25%     94.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        73712      5.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1353616                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.534319                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3111                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002298                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5049470                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1641165                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1328751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1356727                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3335                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        27340                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         2280                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         40557                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          10378                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1035                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1442230                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       138880                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        74425                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          214                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           715                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        12086                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12784                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24870                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1331628                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       116965                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        21988                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              190637                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          185489                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             73672                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525640                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1328833                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1328751                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           790833                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2073850                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524504                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381336                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       990039                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1214425                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       227815                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21963                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2296592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.528794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.347387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1800418     78.40%     78.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       230173     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        96760      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        57321      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        40072      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        26009      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13749      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10778      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        21312      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2296592                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       990039                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1214425                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                183685                       # Number of memory references committed
system.switch_cpus2.commit.loads               111540                       # Number of loads committed
system.switch_cpus2.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173756                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1094867                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        24687                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        21312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3717520                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2925039                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 196197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             990039                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1214425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       990039                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.558835                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.558835                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.390803                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.390803                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6005008                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1847546                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1348742                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          207769                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       170204                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22004                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        84233                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           79018                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21055                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          962                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1985797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1186674                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             207769                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       100073                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               259475                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          63287                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         52212                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           123836                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2338418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.621324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.978538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2078943     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           27568      1.18%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           32020      1.37%     91.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17553      0.75%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20012      0.86%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11438      0.49%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7656      0.33%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20350      0.87%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          122878      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2338418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082014                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468422                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1969653                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        68946                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           257203                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2032                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         40579                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33736                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          355                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1448331                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1972                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         40579                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1973127                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14371                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45618                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           255801                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8917                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1446515                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1808                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4419                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2013068                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6734725                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6734725                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1687299                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          325765                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          377                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          213                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            26135                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       138945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        74458                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1786                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16322                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1442691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1354447                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1976                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       199025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       464226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2338418                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270671                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1769260     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       227866      9.74%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       123261      5.27%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        85201      3.64%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74673      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        38185      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9435      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6067      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4470      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2338418                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            335     10.78%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1438     46.25%     57.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1336     42.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1134057     83.73%     83.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21189      1.56%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125269      9.25%     94.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        73768      5.45%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1354447                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534647                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3109                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002295                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5052397                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1642131                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1329572                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1357556                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3322                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27352                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2283                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         40579                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10388                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1033                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1443069                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       138945                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        74458                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          213                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12094                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24884                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1332446                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       117032                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22001                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              190758                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          185608                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             73726                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525963                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1329653                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1329572                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           791297                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2075121                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524828                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381326                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       990619                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1215129                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       227954                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21975                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2297839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528814                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.347356                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1801350     78.39%     78.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       230327     10.02%     88.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        96826      4.21%     92.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        57358      2.50%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        40092      1.74%     96.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26026      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13757      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10788      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        21315      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2297839                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       990619                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1215129                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                183768                       # Number of memory references committed
system.switch_cpus3.commit.loads               111593                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            173867                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1095488                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24699                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        21315                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3719607                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2926748                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 194928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             990619                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1215129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       990619                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.557336                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.557336                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.391032                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.391032                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6008692                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1848677                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1349526                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          229825                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       191516                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22630                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        89482                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81779                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24209                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1021                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1991102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1260451                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             229825                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105988                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               261674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          64147                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         60441                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           125312                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21618                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2354520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.658459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.038262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2092846     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           15757      0.67%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19985      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32058      1.36%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           13038      0.55%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           17062      0.72%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           19903      0.85%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9394      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          134477      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2354520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.090720                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.497544                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1979153                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73719                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           260392                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          164                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41086                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34638                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1540189                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41086                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1981627                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           6361                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        61361                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           258052                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         6027                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1530463                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           842                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4086                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2138370                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7112727                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7112727                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1752362                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          386008                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          191                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22252                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       145019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        73829                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          854                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16727                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1492018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          369                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1419146                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2011                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       203455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       431832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2354520                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.602733                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.325298                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1754651     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       272730     11.58%     86.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111592      4.74%     90.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        63338      2.69%     93.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        84436      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26933      1.14%     98.27% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        26172      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        13567      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1101      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2354520                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          10002     78.76%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1408     11.09%     89.85% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1289     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1195639     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19176      1.35%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       130670      9.21%     94.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        73487      5.18%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1419146                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.560186                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              12699                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008948                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5207522                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1695862                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1379842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1431845                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1104                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        31105                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1464                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41086                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4739                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          656                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1492388                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          936                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       145019                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        73829                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          193                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25740                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1392875                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       127911                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        26271                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              201369                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          196233                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             73458                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549816                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1379880                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1379842                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           826381                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2222782                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.544672                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371778                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1019334                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1255968                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       236425                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2313434                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542902                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362643                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1781492     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       269928     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97940      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        48378      2.09%     95.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44474      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        18824      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18651      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8872      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24875      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2313434                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1019334                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1255968                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                186279                       # Number of memory references committed
system.switch_cpus4.commit.loads               113914                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            182022                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1130790                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25919                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24875                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3780939                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3025878                       # The number of ROB writes
system.switch_cpus4.timesIdled                  32300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 178826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1019334                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1255968                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1019334                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.485295                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.485295                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.402367                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.402367                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6264998                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1930350                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1422193                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          229928                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       191575                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22581                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        89387                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           81804                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           24224                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1024                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1990863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1261110                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             229928                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       106028                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               261811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          63944                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         61294                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125265                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2355119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.658558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.038315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2093308     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           15767      0.67%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20019      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           32043      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13081      0.56%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           17087      0.73%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           19909      0.85%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9404      0.40%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          134501      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2355119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090761                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.497804                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1979122                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        74384                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260512                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          163                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         40932                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34682                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1540656                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         40932                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1981615                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           6409                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        61932                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258155                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6070                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1530847                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           846                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2139125                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7114576                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7114576                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1754203                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          384908                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22353                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       144945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        73874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          857                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        16740                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1492610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1420118                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1993                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       202805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       429974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2355119                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.602992                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.325472                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1754867     74.51%     74.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       272770     11.58%     86.09% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111837      4.75%     90.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        63368      2.69%     93.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        84444      3.59%     97.12% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26958      1.14%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        26214      1.11%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        13568      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1093      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2355119                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           9988     78.79%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1403     11.07%     89.86% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1286     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1196467     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19211      1.35%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       130725      9.21%     94.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        73541      5.18%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1420118                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.560570                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              12677                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008927                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5210025                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1695802                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1380849                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1432795                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1105                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        30923                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1446                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         40932                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4801                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          655                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1492978                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       144945                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        73874                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12690                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12999                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25689                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1393873                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       127957                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        26245                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              201474                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          196430                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             73517                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.550210                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1380888                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1380849                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           827146                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2224402                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.545069                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371851                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1020395                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1257264                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       235719                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22560                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2314187                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.543285                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.363026                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1781729     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       270163     11.67%     88.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97989      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        48518      2.10%     95.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        44484      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        18843      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18693      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         8884      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        24884      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2314187                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1020395                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1257264                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186450                       # Number of memory references committed
system.switch_cpus5.commit.loads               114022                       # Number of loads committed
system.switch_cpus5.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            182208                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1131954                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        25944                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        24884                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3782273                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3026904                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 178227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1020395                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1257264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1020395                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.482711                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.482711                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.402785                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.402785                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6269289                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1931817                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1422933                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          229975                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       191612                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        22583                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        89347                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           81418                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24322                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1040                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1991048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1262224                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             229975                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       105740                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               262003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          64115                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         60551                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125262                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2354921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.659228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.039589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2092918     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           15763      0.67%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20127      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           32143      1.36%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12901      0.55%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           17046      0.72%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           19797      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9439      0.40%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          134787      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2354921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090779                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498244                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1979068                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        73946                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           260639                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          158                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         41104                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        34702                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1541567                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1283                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         41104                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1981679                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           6304                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        61419                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           258140                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         6269                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1531057                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           852                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2140279                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7115134                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7115134                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1753512                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          386767                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          365                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22895                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       144958                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        73837                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          851                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        16753                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1493846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1420322                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2004                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       204320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       434335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2354921                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.603129                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.325792                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1754798     74.52%     74.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272483     11.57%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       112048      4.76%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        63225      2.68%     93.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        84420      3.58%     97.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        27022      1.15%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        26298      1.12%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        13526      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1101      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2354921                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          10061     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1388     10.90%     89.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1283     10.08%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1196713     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        19217      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       130721      9.20%     94.83% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        73497      5.17%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1420322                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.560651                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              12732                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008964                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5210301                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1698554                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1381222                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1433054                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1078                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        30974                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1434                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         41104                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4711                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          616                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1494214                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          979                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       144958                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        73837                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          191                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        12645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13093                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        25738                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1394217                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127931                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        26105                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              201401                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          196574                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             73470                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.550346                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1381257                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1381222                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           827538                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2223914                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.545216                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372109                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1019989                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1256769                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       237456                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        22566                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2313817                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543158                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.362507                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1781362     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       270367     11.68%     88.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        97702      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        48709      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44381      1.92%     96.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        18893      0.82%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18707      0.81%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8928      0.39%     98.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        24768      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2313817                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1019989                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1256769                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                186387                       # Number of memory references committed
system.switch_cpus6.commit.loads               113984                       # Number of loads committed
system.switch_cpus6.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            182135                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1131513                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        25936                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        24768                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3783261                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3029560                       # The number of ROB writes
system.switch_cpus6.timesIdled                  32217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 178425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1019989                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1256769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1019989                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.483699                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.483699                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.402625                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.402625                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6270317                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1932777                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1424019                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2533346                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          210209                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       172153                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22219                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86430                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           80680                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21205                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1021                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2014805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1176609                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             210209                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       101885                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               244419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          61687                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         38808                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124796                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2337222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.618697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.967064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2092803     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           11242      0.48%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           17908      0.77%     90.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23723      1.02%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           25091      1.07%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           21241      0.91%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           11363      0.49%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17749      0.76%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          116102      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2337222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082977                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464449                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1994428                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        59644                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           243785                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          382                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         38981                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34265                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1442665                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1249                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         38981                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2000434                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          12402                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        34375                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           238163                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12863                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1441022                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1548                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5745                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2010990                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6701275                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6701275                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1710361                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          300618                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          347                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          178                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40596                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       136101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        72142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          793                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15417                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1437565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1354321                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          317                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       178797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       435476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2337222                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579458                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273039                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1766000     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       233999     10.01%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       118662      5.08%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        89859      3.84%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        71035      3.04%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        28736      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        18161      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9525      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1245      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2337222                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            320     13.03%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           893     36.37%     49.41% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1242     50.59%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1139349     84.13%     84.13% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        20162      1.49%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          168      0.01%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       122846      9.07%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        71796      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1354321                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534598                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2455                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001813                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5048635                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1616727                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1331888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1356776                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2629                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24954                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1443                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         38981                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           9598                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1182                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1437920                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       136101                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        72142                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          179                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1012                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25192                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1334038                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       115258                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20282                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              187038                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          188940                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             71780                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526591                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1331977                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1331888                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           765981                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2065594                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525743                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370828                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       997199                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1226977                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       210943                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22275                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2298241                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533877                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382936                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1795355     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       249222     10.84%     88.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        94292      4.10%     93.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        44545      1.94%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        37529      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21855      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19483      0.85%     98.44% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8433      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        27527      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2298241                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       997199                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1226977                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                181846                       # Number of memory references committed
system.switch_cpus7.commit.loads               111147                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            176908                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1105494                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25260                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        27527                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3708621                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2914833                       # The number of ROB writes
system.switch_cpus7.timesIdled                  32407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 196124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             997199                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1226977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       997199                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.540462                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.540462                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.393629                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.393629                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6002455                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1857004                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1335911                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l2.replacements                            949                       # number of replacements
system.l2.tagsinuse                      32763.691251                       # Cycle average of tags in use
system.l2.total_refs                          1641022                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33710                       # Sample count of references to valid blocks.
system.l2.avg_refs                          48.680570                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           793.592162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     21.791274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     42.798103                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.310923                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     80.807090                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.774112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     46.074485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.772832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     43.717723                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     11.659407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     36.261944                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     11.775746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     37.912424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     11.419598                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     37.311958                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     23.679232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     42.866990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3737.858665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6400.636700                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4626.044845                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4639.769386                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2768.819262                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2803.788879                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2837.469837                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3666.777676                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024219                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000420                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001334                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000356                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000359                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000348                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001139                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000723                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.001308                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.114070                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.195332                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141176                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.141595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.084498                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.085565                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.086593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.111901                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          319                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          390                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          314                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          314                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          315                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          317                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2928                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1189                       # number of Writeback hits
system.l2.Writeback_hits::total                  1189                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    14                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          384                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          390                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          317                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          320                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2942                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          322                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          384                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          390                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          317                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          317                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          317                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          320                       # number of overall hits
system.l2.overall_hits::total                    2942                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           79                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          177                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           76                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           23                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data           74                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data           83                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   948                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           79                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          177                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           25                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           76                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           23                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data           74                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           83                       # number of demand (read+write) misses
system.l2.demand_misses::total                    948                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           79                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          177                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          109                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          103                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           25                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           74                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           76                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           23                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data           74                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           83                       # number of overall misses
system.l2.overall_misses::total                   948                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4174325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11709100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2076138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     27223824                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2106196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     16426571                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2261211                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     15421575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3829426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     11205382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3964083                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     11578173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      3564126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     11241679                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4532625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     12494912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       143809346                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4174325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     11709100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2076138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     27223824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2106196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     16426571                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2261211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     15421575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3829426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     11205382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3964083                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     11578173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      3564126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     11241679                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4532625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     12494912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        143809346                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4174325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     11709100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2076138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     27223824                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2106196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     16426571                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2261211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     15421575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3829426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     11205382                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3964083                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     11578173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      3564126                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     11241679                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4532625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     12494912                       # number of overall miss cycles
system.l2.overall_miss_latency::total       143809346                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          389                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3876                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1189                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1189                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                14                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          742                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          393                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          403                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3890                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          742                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          393                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          403                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3890                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.198492                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.238544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.221095                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.208925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.925926                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.190722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.194872                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.920000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.190231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.207500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.244582                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.197007                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.238544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.221095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.208925                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.925926                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.189258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.193384                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.920000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.189258                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.205955                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243702                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.197007                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.238544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.221095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.208925                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.925926                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.189258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.193384                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.920000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.189258                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.205955                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243702                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154604.629630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 148216.455696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148295.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 153806.915254                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150442.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150702.486239                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 161515.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 149724.029126                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153177.040000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151424.081081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152464.730769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152344.381579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       154962                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151914.581081                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151087.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150541.108434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151697.622363                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154604.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 148216.455696                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148295.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 153806.915254                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150442.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150702.486239                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 161515.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 149724.029126                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153177.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151424.081081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152464.730769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152344.381579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       154962                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151914.581081                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151087.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150541.108434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151697.622363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154604.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 148216.455696                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148295.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 153806.915254                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150442.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150702.486239                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 161515.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 149724.029126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153177.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151424.081081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152464.730769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152344.381579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       154962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151914.581081                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151087.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150541.108434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151697.622363                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  478                       # number of writebacks
system.l2.writebacks::total                       478                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          177                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data           74                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data           83                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              948                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data           83                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data           83                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              948                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2602157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      7107482                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1260218                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     16916313                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1290071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     10077425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1448261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data      9423404                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2378241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      6899470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2454507                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      7152966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2229242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data      6934646                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2787139                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data      7659733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     88621275                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2602157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      7107482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1260218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     16916313                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1290071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     10077425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1448261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data      9423404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2378241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      6899470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2454507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      7152966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2229242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data      6934646                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2787139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data      7659733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     88621275                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2602157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      7107482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1260218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     16916313                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1290071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     10077425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1448261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data      9423404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2378241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      6899470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2454507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      7152966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2229242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data      6934646                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2787139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data      7659733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     88621275                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.198492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.238544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221095                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.208925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.925926                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.190722                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.194872                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.920000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.190231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.207500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.244582                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.197007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.238544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.221095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.208925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.925926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.189258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.193384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.920000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.189258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.205955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.197007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.238544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.221095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.208925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.925926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.189258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.193384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.920000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.189258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.205955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243702                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96376.185185                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89968.126582                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90015.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95572.389831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92147.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92453.440367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 103447.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91489.359223                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95129.640000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93236.081081                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94404.115385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94117.973684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96923.565217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93711.432432                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92904.633333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92285.939759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93482.357595                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96376.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 89968.126582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90015.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 95572.389831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92147.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92453.440367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 103447.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91489.359223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95129.640000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93236.081081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94404.115385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94117.973684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96923.565217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93711.432432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92904.633333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92285.939759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93482.357595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96376.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 89968.126582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90015.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 95572.389831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92147.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92453.440367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 103447.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91489.359223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95129.640000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93236.081081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94404.115385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94117.973684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96923.565217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93711.432432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92904.633333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92285.939759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93482.357595                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               498.049083                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132716                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1488358.563492                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    23.049083                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.036938                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.798156                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124752                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124752                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124752                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124752                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124752                       # number of overall hits
system.cpu0.icache.overall_hits::total         124752                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5927249                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5927249                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5927249                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5927249                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5927249                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5927249                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124790                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124790                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124790                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000305                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000305                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000305                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000305                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 155980.236842                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 155980.236842                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 155980.236842                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 155980.236842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 155980.236842                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 155980.236842                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4774132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4774132                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4774132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4774132                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4774132                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4774132                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164625.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 164625.241379                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 164625.241379                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 164625.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 164625.241379                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 164625.241379                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   401                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               113322545                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   657                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              172484.847793                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   143.269178                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   112.730822                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.559645                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.440355                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        84833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          84833                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70554                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          171                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          170                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       155387                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          155387                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       155387                       # number of overall hits
system.cpu0.dcache.overall_hits::total         155387                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1246                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           16                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1262                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1262                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1262                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1262                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    128519326                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    128519326                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1266942                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1266942                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    129786268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    129786268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    129786268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    129786268                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        86079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        86079                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70570                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       156649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       156649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       156649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       156649                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103145.526485                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103145.526485                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79183.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79183.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102841.733756                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102841.733756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102841.733756                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102841.733756                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           92                       # number of writebacks
system.cpu0.dcache.writebacks::total               92                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          848                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          861                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          861                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          861                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          401                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     33689417                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     33689417                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     33881717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     33881717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     33881717                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     33881717                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002560                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002560                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84646.776382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84646.776382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 84493.059850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84493.059850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 84493.059850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84493.059850                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               556.310150                       # Cycle average of tags in use
system.cpu1.icache.total_refs               769306615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1381160.888689                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.310150                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          543                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021330                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.870192                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891523                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121898                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121898                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121898                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121898                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121898                       # number of overall hits
system.cpu1.icache.overall_hits::total         121898                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2661324                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2661324                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2661324                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2661324                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2661324                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2661324                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121915                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000139                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000139                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000139                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156548.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156548.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156548.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156548.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156548.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156548.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2192538                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2192538                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2192538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2192538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2192538                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2192538                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000115                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156609.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156609.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156609.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156609.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156609.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156609.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               289563380                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              290143.667335                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   101.070911                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   154.929089                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.394808                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.605192                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       313073                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         313073                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       170855                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        170855                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           85                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           84                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       483928                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          483928                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       483928                       # number of overall hits
system.cpu1.dcache.overall_hits::total         483928                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2589                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2589                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2589                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2589                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2589                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    259829013                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    259829013                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    259829013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    259829013                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    259829013                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    259829013                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       315662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       315662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       170855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       170855                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           85                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       486517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       486517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       486517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       486517                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008202                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008202                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100358.830823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100358.830823                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100358.830823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100358.830823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100358.830823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100358.830823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu1.dcache.writebacks::total              256                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1847                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1847                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1847                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1847                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1847                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          742                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     67942347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     67942347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     67942347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     67942347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     67942347                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     67942347                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002351                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001525                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001525                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001525                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001525                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91566.505391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91566.505391                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91566.505391                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91566.505391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91566.505391                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91566.505391                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.773322                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750707482                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1513523.149194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.773322                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022073                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794509                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       123752                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         123752                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       123752                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          123752                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       123752                       # number of overall hits
system.cpu2.icache.overall_hits::total         123752                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2792525                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2792525                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2792525                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2792525                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2792525                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2792525                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       123771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       123771                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       123771                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       123771                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       123771                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       123771                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000154                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000154                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       146975                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       146975                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       146975                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       146975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       146975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       146975                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2241519                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2241519                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2241519                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2241519                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2241519                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2241519                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160108.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160108.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160108.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160108.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160108.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160108.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   493                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               118289896                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              157930.435247                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   160.657465                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    95.342535                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.627568                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.372432                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        85780                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          85780                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        71723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         71723                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          167                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          164                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       157503                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          157503                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       157503                       # number of overall hits
system.cpu2.dcache.overall_hits::total         157503                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1758                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1758                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    185657570                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    185657570                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6337585                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6337585                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    191995155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    191995155                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    191995155                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    191995155                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        87470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        87470                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        71791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        71791                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       159261                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       159261                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       159261                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       159261                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019321                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019321                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000947                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011038                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011038                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011038                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011038                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109856.550296                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109856.550296                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93199.779412                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93199.779412                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109212.261092                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109212.261092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109212.261092                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109212.261092                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          217                       # number of writebacks
system.cpu2.dcache.writebacks::total              217                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     42899376                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     42899376                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     42899376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     42899376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     42899376                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     42899376                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005636                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003096                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003096                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003096                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003096                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87016.989858                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87016.989858                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87016.989858                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87016.989858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87016.989858                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87016.989858                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.771961                       # Cycle average of tags in use
system.cpu3.icache.total_refs               750707547                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1513523.280242                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.771961                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022070                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794506                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       123817                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         123817                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       123817                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          123817                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       123817                       # number of overall hits
system.cpu3.icache.overall_hits::total         123817                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3262610                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3262610                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3262610                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3262610                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3262610                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3262610                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       123836                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       123836                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       123836                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       123836                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       123836                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       123836                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000153                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 171716.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 171716.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 171716.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 171716.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 171716.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 171716.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2491286                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2491286                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2491286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2491286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2491286                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2491286                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       177949                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       177949                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       177949                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       177949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       177949                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       177949                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   493                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               118289985                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              157930.554072                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.648715                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.351285                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.627534                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.372466                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        85838                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          85838                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        71753                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         71753                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          168                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          168                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157591                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157591                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1690                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1690                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1758                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1758                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1758                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1758                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    183939472                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    183939472                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7270630                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7270630                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    191210102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    191210102                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    191210102                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    191210102                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        87528                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        87528                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71821                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       159349                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       159349                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       159349                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       159349                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019308                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019308                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000947                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011032                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011032                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011032                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 108839.924260                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108839.924260                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 106921.029412                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106921.029412                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 108765.700796                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 108765.700796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 108765.700796                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 108765.700796                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          219                       # number of writebacks
system.cpu3.dcache.writebacks::total              219                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1197                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1265                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1265                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1265                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          493                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     42412148                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     42412148                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     42412148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     42412148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     42412148                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     42412148                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003094                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003094                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003094                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003094                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86028.697769                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86028.697769                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86028.697769                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86028.697769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86028.697769                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86028.697769                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               466.899799                       # Cycle average of tags in use
system.cpu4.icache.total_refs               753574618                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   482                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1563432.817427                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    11.899799                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019070                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.748237                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       125277                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         125277                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       125277                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          125277                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       125277                       # number of overall hits
system.cpu4.icache.overall_hits::total         125277                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5718030                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5718030                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5718030                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5718030                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5718030                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5718030                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       125312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       125312                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       125312                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       125312                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       125312                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       125312                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000279                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000279                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000279                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000279                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000279                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000279                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 163372.285714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 163372.285714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 163372.285714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 163372.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 163372.285714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 163372.285714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4551518                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4551518                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4551518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4551518                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4551518                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4551518                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 168574.740741                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 168574.740741                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 168574.740741                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 168574.740741                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 168574.740741                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 168574.740741                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   391                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               109420179                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              169119.287481                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   141.333401                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   114.666599                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.552084                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.447916                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        98089                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          98089                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        71998                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         71998                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          182                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       170087                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          170087                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       170087                       # number of overall hits
system.cpu4.dcache.overall_hits::total         170087                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1008                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1008                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            8                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1016                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1016                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1016                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1016                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data     96306860                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     96306860                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       764902                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       764902                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data     97071762                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     97071762                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data     97071762                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     97071762                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        99097                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        99097                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72006                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72006                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       171103                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       171103                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       171103                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       171103                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010172                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010172                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000111                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000111                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005938                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005938                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 95542.519841                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 95542.519841                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 95612.750000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 95612.750000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 95543.072835                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 95543.072835                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 95543.072835                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 95543.072835                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu4.dcache.writebacks::total              104                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          620                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          620                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          625                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          625                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          388                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          391                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     33229610                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     33229610                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       223406                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       223406                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     33453016                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     33453016                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     33453016                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     33453016                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003915                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003915                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002285                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002285                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002285                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002285                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 85643.324742                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 85643.324742                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 74468.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 74468.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 85557.585678                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 85557.585678                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 85557.585678                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 85557.585678                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               467.015648                       # Cycle average of tags in use
system.cpu5.icache.total_refs               753574570                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1560195.797101                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.015648                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.748423                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125229                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125229                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125229                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125229                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125229                       # number of overall hits
system.cpu5.icache.overall_hits::total         125229                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      5798919                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5798919                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      5798919                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5798919                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      5798919                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5798919                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125265                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125265                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125265                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125265                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125265                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125265                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000287                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000287                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000287                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000287                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000287                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000287                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161081.083333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161081.083333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161081.083333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161081.083333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161081.083333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161081.083333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      4654250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4654250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      4654250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4654250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      4654250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4654250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000224                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000224                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000224                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000224                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 166223.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 166223.214286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 166223.214286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 166223.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 166223.214286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 166223.214286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   393                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               109420260                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   649                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              168598.243451                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.288361                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.711639                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.551908                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.448092                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        98112                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          98112                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72057                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72057                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          181                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          181                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          176                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       170169                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          170169                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       170169                       # number of overall hits
system.cpu5.dcache.overall_hits::total         170169                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          998                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          998                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1010                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1010                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1010                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1010                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     96356490                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     96356490                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1057942                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1057942                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     97414432                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     97414432                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     97414432                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     97414432                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        99110                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        99110                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72069                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72069                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       171179                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       171179                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       171179                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       171179                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010070                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010070                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000167                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000167                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005900                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005900                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005900                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005900                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96549.589178                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96549.589178                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 88161.833333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88161.833333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96449.932673                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96449.932673                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96449.932673                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96449.932673                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          106                       # number of writebacks
system.cpu5.dcache.writebacks::total              106                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          608                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          608                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          617                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          617                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          617                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          617                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          390                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          393                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          393                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     33725172                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     33725172                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       209536                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       209536                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     33934708                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     33934708                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     33934708                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     33934708                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003935                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003935                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002296                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002296                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002296                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002296                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 86474.800000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 86474.800000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69845.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69845.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 86347.857506                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 86347.857506                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 86347.857506                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 86347.857506                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               466.660486                       # Cycle average of tags in use
system.cpu6.icache.total_refs               753574570                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   480                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1569947.020833                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    11.660486                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.018687                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.747853                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125229                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125229                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125229                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125229                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125229                       # number of overall hits
system.cpu6.icache.overall_hits::total         125229                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.cpu6.icache.overall_misses::total           33                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5451511                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5451511                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5451511                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5451511                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5451511                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5451511                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125262                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125262                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125262                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125262                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125262                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000263                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000263                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 165197.303030                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 165197.303030                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 165197.303030                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 165197.303030                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 165197.303030                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 165197.303030                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           25                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           25                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4262726                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4262726                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4262726                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4262726                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4262726                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4262726                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 170509.040000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 170509.040000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 170509.040000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 170509.040000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 170509.040000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 170509.040000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   391                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               109420269                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   647                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              169119.426584                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.370785                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.629215                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.552230                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.447770                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        98142                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          98142                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        72037                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         72037                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          180                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          180                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          176                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       170179                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          170179                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       170179                       # number of overall hits
system.cpu6.dcache.overall_hits::total         170179                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          990                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          997                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           997                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          997                       # number of overall misses
system.cpu6.dcache.overall_misses::total          997                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data     95906476                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     95906476                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       441486                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       441486                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data     96347962                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     96347962                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data     96347962                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     96347962                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        99132                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        99132                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        72044                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        72044                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       171176                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       171176                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       171176                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       171176                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009987                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009987                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000097                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005824                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005824                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005824                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005824                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96875.228283                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96875.228283                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 63069.428571                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 63069.428571                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96637.875627                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96637.875627                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96637.875627                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96637.875627                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          106                       # number of writebacks
system.cpu6.dcache.writebacks::total              106                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          601                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          601                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          606                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          606                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          606                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          606                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          391                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     33456204                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     33456204                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       136219                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       136219                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     33592423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     33592423                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     33592423                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     33592423                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002284                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002284                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002284                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002284                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 86005.665810                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 86005.665810                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68109.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68109.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 85914.125320                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 85914.125320                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 85914.125320                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 85914.125320                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               499.936739                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750132721                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1479551.717949                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    24.936739                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.039963                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.801181                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124757                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124757                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124757                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124757                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124757                       # number of overall hits
system.cpu7.icache.overall_hits::total         124757                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.cpu7.icache.overall_misses::total           39                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6145156                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6145156                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6145156                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6145156                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6145156                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6145156                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124796                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124796                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124796                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124796                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124796                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124796                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000313                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157568.102564                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157568.102564                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157568.102564                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157568.102564                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157568.102564                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157568.102564                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5214557                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5214557                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5214557                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5214557                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5214557                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5214557                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000256                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000256                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000256                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000256                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 162954.906250                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 162954.906250                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 162954.906250                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 162954.906250                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 162954.906250                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 162954.906250                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   403                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               113322208                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   659                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              171960.861912                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   143.589923                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   112.410077                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.560898                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.439102                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        84693                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          84693                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        70357                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         70357                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          171                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          171                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       155050                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          155050                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       155050                       # number of overall hits
system.cpu7.dcache.overall_hits::total         155050                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1252                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1252                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           16                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1268                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    132291207                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    132291207                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1268278                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1268278                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    133559485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    133559485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    133559485                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    133559485                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        85945                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        85945                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        70373                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        70373                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       156318                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       156318                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       156318                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       156318                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.014567                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.014567                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000227                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008112                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008112                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008112                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008112                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 105663.903355                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 105663.903355                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 79267.375000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 79267.375000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 105330.824132                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 105330.824132                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 105330.824132                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 105330.824132                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu7.dcache.writebacks::total               89                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          852                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          865                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          865                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          865                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          865                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          400                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          403                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          403                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     34537933                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     34537933                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       193168                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       193168                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     34731101                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     34731101                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     34731101                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     34731101                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002578                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002578                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86344.832500                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86344.832500                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64389.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64389.333333                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86181.392060                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86181.392060                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86181.392060                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86181.392060                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
