Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date              : Wed May 18 16:32:27 2022
| Host              : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file rocketchip_wrapper_timing_summary_routed.rpt -rpx rocketchip_wrapper_timing_summary_routed.rpx
| Design            : rocketchip_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.10 04-04-2017
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                50051        0.004        0.000                      0                50051        1.216        0.000                       0                 22692  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
SYSCLK_P      {0.000 1.667}        3.333           300.030         
  host_clk_i  {0.000 3.030}        6.060           165.010         
clk_pl_0      {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                        1.216        0.000                       0                     1  
  host_clk_i        0.057        0.000                      0                50047        0.004        0.000                      0                50047        1.528        0.000                       0                 22691  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  host_clk_i         host_clk_i               1.720        0.000                      0                    4        2.117        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.666       1.216      MMCM_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         1.667       1.217      MMCM_X0Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/core/ex_reg_rs_msb_1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.308ns (22.626%)  route 4.473ns (77.374%))
  Logic Levels:           17  (CARRY8=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 9.906 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.195ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.105     7.709    top/target/tile/dcache/dcacheArb_io_requestor_1_req_valid
    SLICE_X45Y152        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     7.760 r  top/target/tile/dcache/ex_ctrl_sel_imm[0]_fret_i_22/O
                         net (fo=1, routed)           0.406     8.166    top/target/tile/frontend/fq/_T_2251
    SLICE_X51Y166        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.201 f  top/target/tile/frontend/fq/ex_ctrl_sel_imm[0]_fret_i_7/O
                         net (fo=2, routed)           0.180     8.381    top/target/tile/core/csr/id_reg_fence_reg
    SLICE_X50Y167        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.418 r  top/target/tile/core/csr/ex_ctrl_sel_imm[0]_fret_i_1/O
                         net (fo=81, routed)          0.372     8.790    top/target/tile/core/csr/ex_ctrl_decomp_reg
    SLICE_X45Y167        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.840 r  top/target/tile/core/csr/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          0.505     9.345    top/target/tile/core/ex_reg_rs_msb_1
    SLICE_X39Y156        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.200     9.906    top/target/tile/core/host_clk
    SLICE_X39Y156        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[13]/C
                         clock pessimism             -0.385     9.520    
                         clock uncertainty           -0.058     9.462    
    SLICE_X39Y156        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.402    top/target/tile/core/ex_reg_rs_msb_1_reg[13]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/core/ex_reg_rs_msb_1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.308ns (22.626%)  route 4.473ns (77.374%))
  Logic Levels:           17  (CARRY8=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 9.906 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.195ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.105     7.709    top/target/tile/dcache/dcacheArb_io_requestor_1_req_valid
    SLICE_X45Y152        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     7.760 r  top/target/tile/dcache/ex_ctrl_sel_imm[0]_fret_i_22/O
                         net (fo=1, routed)           0.406     8.166    top/target/tile/frontend/fq/_T_2251
    SLICE_X51Y166        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.201 f  top/target/tile/frontend/fq/ex_ctrl_sel_imm[0]_fret_i_7/O
                         net (fo=2, routed)           0.180     8.381    top/target/tile/core/csr/id_reg_fence_reg
    SLICE_X50Y167        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.418 r  top/target/tile/core/csr/ex_ctrl_sel_imm[0]_fret_i_1/O
                         net (fo=81, routed)          0.372     8.790    top/target/tile/core/csr/ex_ctrl_decomp_reg
    SLICE_X45Y167        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.840 r  top/target/tile/core/csr/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          0.505     9.345    top/target/tile/core/ex_reg_rs_msb_1
    SLICE_X39Y156        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.200     9.906    top/target/tile/core/host_clk
    SLICE_X39Y156        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[14]/C
                         clock pessimism             -0.385     9.520    
                         clock uncertainty           -0.058     9.462    
    SLICE_X39Y156        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.402    top/target/tile/core/ex_reg_rs_msb_1_reg[14]
  -------------------------------------------------------------------
                         required time                          9.402    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.380ns (24.753%)  route 4.195ns (75.247%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 10.100 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.195ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.241     8.416    top/target/tile/dcache/data/p_126_in
    SLICE_X47Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     8.467 r  top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0_i_2/O
                         net (fo=8, routed)           0.492     8.959    top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0_i_2_n_0
    SLICE_X48Y117        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.994 r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0_i_1/O
                         net (fo=2, routed)           0.145     9.139    top/target/tile/dcache/data/p_80_in
    RAMB18_X6Y46         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.394    10.100    top/target/tile/dcache/data/host_clk
    RAMB18_X6Y46         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.443     9.657    
                         clock uncertainty           -0.058     9.599    
    RAMB18_X6Y46         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394     9.205    top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.419ns (25.932%)  route 4.053ns (74.068%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 9.940 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.195ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.177     8.352    top/target/tile/dcache/data/p_126_in
    SLICE_X45Y143        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.387 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_51/O
                         net (fo=8, routed)           0.165     8.552    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_51_n_0
    SLICE_X45Y145        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.090     8.642 r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0_i_9/O
                         net (fo=2, routed)           0.394     9.036    top/target/tile/dcache/data/p_119_in
    RAMB18_X5Y58         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.234     9.940    top/target/tile/dcache/data/host_clk
    RAMB18_X5Y58         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.383     9.556    
                         clock uncertainty           -0.058     9.498    
    RAMB18_X5Y58         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394     9.104    top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 1.385ns (25.251%)  route 4.100ns (74.749%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 9.955 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.195ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.238     8.413    top/target/tile/dcache/data/p_126_in
    SLICE_X46Y148        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     8.466 r  top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0_i_2/O
                         net (fo=8, routed)           0.193     8.659    top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0_i_2_n_0
    SLICE_X43Y147        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     8.697 r  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0_i_1/O
                         net (fo=2, routed)           0.352     9.049    top/target/tile/dcache/data/p_44_in
    RAMB18_X5Y56         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.249     9.955    top/target/tile/dcache/data/host_clk
    RAMB18_X5Y56         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.383     9.571    
                         clock uncertainty           -0.058     9.513    
    RAMB18_X5Y56         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[0])
                                                     -0.394     9.119    top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.380ns (24.780%)  route 4.189ns (75.220%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 10.100 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.394ns (routing 1.195ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.241     8.416    top/target/tile/dcache/data/p_126_in
    SLICE_X47Y143        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     8.467 r  top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0_i_2/O
                         net (fo=8, routed)           0.492     8.959    top/target/tile/dcache/data/data_arrays_0_8_reg_bram_0_i_2_n_0
    SLICE_X48Y117        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.994 r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0_i_1/O
                         net (fo=2, routed)           0.139     9.133    top/target/tile/dcache/data/p_80_in
    RAMB18_X6Y46         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.394    10.100    top/target/tile/dcache/data/host_clk
    RAMB18_X6Y46         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.443     9.657    
                         clock uncertainty           -0.058     9.599    
    RAMB18_X6Y46         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.394     9.205    top/target/tile/dcache/data/data_arrays_0_15_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 1.385ns (24.772%)  route 4.206ns (75.228%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 10.063 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.357ns (routing 1.195ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.238     8.413    top/target/tile/dcache/data/p_126_in
    SLICE_X46Y148        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     8.466 r  top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0_i_2/O
                         net (fo=8, routed)           0.390     8.856    top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0_i_2_n_0
    SLICE_X40Y138        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     8.894 r  top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0_i_1/O
                         net (fo=2, routed)           0.261     9.155    top/target/tile/dcache/data/p_32_in
    RAMB18_X5Y54         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.357    10.063    top/target/tile/dcache/data/host_clk
    RAMB18_X5Y54         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.383     9.679    
                         clock uncertainty           -0.058     9.621    
    RAMB18_X5Y54         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.394     9.227    top/target/tile/dcache/data/data_arrays_0_31_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/core/ex_reg_rs_msb_1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.308ns (22.724%)  route 4.448ns (77.276%))
  Logic Levels:           17  (CARRY8=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 9.897 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.191ns (routing 1.195ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.105     7.709    top/target/tile/dcache/dcacheArb_io_requestor_1_req_valid
    SLICE_X45Y152        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     7.760 r  top/target/tile/dcache/ex_ctrl_sel_imm[0]_fret_i_22/O
                         net (fo=1, routed)           0.406     8.166    top/target/tile/frontend/fq/_T_2251
    SLICE_X51Y166        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.201 f  top/target/tile/frontend/fq/ex_ctrl_sel_imm[0]_fret_i_7/O
                         net (fo=2, routed)           0.180     8.381    top/target/tile/core/csr/id_reg_fence_reg
    SLICE_X50Y167        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.418 r  top/target/tile/core/csr/ex_ctrl_sel_imm[0]_fret_i_1/O
                         net (fo=81, routed)          0.372     8.790    top/target/tile/core/csr/ex_ctrl_decomp_reg
    SLICE_X45Y167        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.840 r  top/target/tile/core/csr/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          0.480     9.320    top/target/tile/core/ex_reg_rs_msb_1
    SLICE_X39Y153        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.191     9.897    top/target/tile/core/host_clk
    SLICE_X39Y153        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[11]/C
                         clock pessimism             -0.385     9.511    
                         clock uncertainty           -0.058     9.453    
    SLICE_X39Y153        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     9.393    top/target/tile/core/ex_reg_rs_msb_1_reg[11]
  -------------------------------------------------------------------
                         required time                          9.393    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/core/ex_reg_rs_msb_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.308ns (22.563%)  route 4.489ns (77.437%))
  Logic Levels:           17  (CARRY8=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 9.939 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.233ns (routing 1.195ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.105     7.709    top/target/tile/dcache/dcacheArb_io_requestor_1_req_valid
    SLICE_X45Y152        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     7.760 r  top/target/tile/dcache/ex_ctrl_sel_imm[0]_fret_i_22/O
                         net (fo=1, routed)           0.406     8.166    top/target/tile/frontend/fq/_T_2251
    SLICE_X51Y166        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     8.201 f  top/target/tile/frontend/fq/ex_ctrl_sel_imm[0]_fret_i_7/O
                         net (fo=2, routed)           0.180     8.381    top/target/tile/core/csr/id_reg_fence_reg
    SLICE_X50Y167        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.418 r  top/target/tile/core/csr/ex_ctrl_sel_imm[0]_fret_i_1/O
                         net (fo=81, routed)          0.372     8.790    top/target/tile/core/csr/ex_ctrl_decomp_reg
    SLICE_X45Y167        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.840 r  top/target/tile/core/csr/ex_reg_rs_msb_1[61]_i_1/O
                         net (fo=62, routed)          0.521     9.361    top/target/tile/core/ex_reg_rs_msb_1
    SLICE_X54Y155        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.233     9.939    top/target/tile/core/host_clk
    SLICE_X54Y155        FDRE                                         r  top/target/tile/core/ex_reg_rs_msb_1_reg[3]/C
                         clock pessimism             -0.386     9.553    
                         clock uncertainty           -0.058     9.495    
    SLICE_X54Y155        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     9.435    top/target/tile/core/ex_reg_rs_msb_1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 top/target/tile/dcache/s2_req_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.419ns (25.960%)  route 4.047ns (74.040%))
  Logic Levels:           19  (CARRY8=1 LUT3=2 LUT4=2 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 9.940 - 6.060 ) 
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 1.312ns, distribution 1.171ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.195ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.483     3.564    top/target/tile/dcache/host_clk
    SLICE_X42Y155        FDRE                                         r  top/target/tile/dcache/s2_req_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.643 r  top/target/tile/dcache/s2_req_addr_reg[2]/Q
                         net (fo=140, routed)         0.152     3.795    top/target/tile/dcache/_T_2275
    SLICE_X42Y153        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     3.885 f  top/target/tile/dcache/load_wb_data[2]_i_1/O
                         net (fo=5, routed)           0.295     4.180    top/target/tile/core/div/dcache_io_cpu_resp_bits_data_word_bypass[2]
    SLICE_X45Y155        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.215 f  top/target/tile/core/div/in_bits_in1[2]_i_2/O
                         net (fo=2, routed)           0.271     4.486    top/target/tile/core/div_n_228
    SLICE_X48Y155        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.575 f  top/target/tile/core/s1_req_addr[5]_i_10/O
                         net (fo=7, routed)           0.319     4.894    top/target/tile/core/_T_2576[2]
    SLICE_X52Y157        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.982 f  top/target/tile/core/bypass_mux_1[5]_i_9/O
                         net (fo=5, routed)           0.275     5.257    top/target/tile/core/shin[61]
    SLICE_X53Y156        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.308 f  top/target/tile/core/bypass_mux_1[3]_i_47/O
                         net (fo=2, routed)           0.120     5.428    top/target/tile/core/bypass_mux_1[3]_i_47_n_0
    SLICE_X55Y156        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.578 f  top/target/tile/core/bypass_mux_1[3]_i_25/O
                         net (fo=5, routed)           0.264     5.842    top/target/tile/core/bypass_mux_1[3]_i_25_n_0
    SLICE_X56Y160        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.942 f  top/target/tile/core/bypass_mux_1[63]_i_91/O
                         net (fo=1, routed)           0.104     6.046    top/target/tile/core/bypass_mux_1[63]_i_91_n_0
    SLICE_X55Y160        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.134 f  top/target/tile/core/bypass_mux_1[63]_i_52/O
                         net (fo=2, routed)           0.299     6.433    top/target/tile/core/_GEN_13[0]
    SLICE_X51Y166        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.483 f  top/target/tile/core/bypass_mux_1[63]_i_23/O
                         net (fo=1, routed)           0.267     6.750    top/target/tile/core/shift_logic[63]
    SLICE_X48Y166        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     6.800 f  top/target/tile/core/bypass_mux_1[63]_i_5/O
                         net (fo=4, routed)           0.226     7.026    top/target/tile/core/alu_io_out[63]
    SLICE_X46Y166        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     7.116 r  top/target/tile/core/tag_array_1_reg_i_79/O
                         net (fo=1, routed)           0.015     7.131    top/target/tile/core/alu/ex_ctrl_alu_dw_reg_4[7]
    SLICE_X46Y166        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     7.255 r  top/target/tile/core/alu/tag_array_1_reg_i_58/CO[7]
                         net (fo=2, routed)           0.298     7.553    top/target/tile/core/alu/_T_2748
    SLICE_X45Y150        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     7.604 f  top/target/tile/core/alu/tag_array_1_reg_i_38/O
                         net (fo=7, routed)           0.057     7.661    top/target/tile/core/alu/id_reg_fence_reg
    SLICE_X45Y150        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     7.711 f  top/target/tile/core/alu/blockUncachedGrant_i_2/O
                         net (fo=4, routed)           0.123     7.834    top/target/tile/dcache/data/_T_484
    SLICE_X46Y149        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     7.871 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.090     7.961    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_53_n_0
    SLICE_X46Y147        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.998 f  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_29/O
                         net (fo=119, routed)         0.142     8.140    top/target/tile/sync_xing/Queue_1/pstore1_rmw_reg
    SLICE_X45Y147        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.175 r  top/target/tile/sync_xing/Queue_1/data_arrays_0_0_reg_bram_0_i_1/O
                         net (fo=36, routed)          0.177     8.352    top/target/tile/dcache/data/p_126_in
    SLICE_X45Y143        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.387 r  top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_51/O
                         net (fo=8, routed)           0.165     8.552    top/target/tile/dcache/data/data_arrays_0_0_reg_bram_0_i_51_n_0
    SLICE_X45Y145        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.090     8.642 r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0_i_9/O
                         net (fo=2, routed)           0.388     9.030    top/target/tile/dcache/data/p_119_in
    RAMB18_X5Y58         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.234     9.940    top/target/tile/dcache/data/host_clk
    RAMB18_X5Y58         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.383     9.556    
                         clock uncertainty           -0.058     9.498    
    RAMB18_X5Y58         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_WEA[1])
                                                     -0.394     9.104    top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  0.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 top/target/bh/_T_1077_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.057ns (19.792%)  route 0.231ns (80.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    -0.443ns
  Clock Net Delay (Source):      2.242ns (routing 1.195ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.570ns (routing 1.312ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.242     3.888    top/target/bh/host_clk
    SLICE_X41Y109        FDRE                                         r  top/target/bh/_T_1077_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y109        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.945 r  top/target/bh/_T_1077_reg[2]/Q
                         net (fo=1, routed)           0.231     4.176    top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/DIE0
    SLICE_X41Y139        RAMD32                                       r  top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.570     3.651    top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/WCLK
    SLICE_X41Y139        RAMD32                                       r  top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/RAME/CLK
                         clock pessimism              0.443     4.095    
    SLICE_X41Y139        RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.172    top/target/tile/sync_xing/Queue_2/ram_address_reg_0_1_0_5/RAME
  -------------------------------------------------------------------
                         required time                         -4.172    
                         arrival time                           4.176    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/fq/elts_2_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/frontend/fq/elts_1_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.093ns (46.269%)  route 0.108ns (53.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.246ns (routing 1.195ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.555ns (routing 1.312ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.246     3.892    top/target/tile/frontend/fq/host_clk
    SLICE_X54Y136        FDRE                                         r  top/target/tile/frontend/fq/elts_2_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.951 r  top/target/tile/frontend/fq/elts_2_data_reg[7]/Q
                         net (fo=1, routed)           0.099     4.050    top/target/tile/frontend/fq/elts_2_data[7]
    SLICE_X55Y135        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     4.084 r  top/target/tile/frontend/fq/elts_1_data[7]_i_1/O
                         net (fo=1, routed)           0.009     4.093    top/target/tile/frontend/fq/elts_1_data[7]_i_1_n_0
    SLICE_X55Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_1_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.555     3.636    top/target/tile/frontend/fq/host_clk
    SLICE_X55Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_1_data_reg[7]/C
                         clock pessimism              0.386     4.022    
    SLICE_X55Y135        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.084    top/target/tile/frontend/fq/elts_1_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 top/target/tile/dcache/probe_bits_address_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/s1_req_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.081ns (32.927%)  route 0.165ns (67.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.204ns (routing 1.195ns, distribution 1.009ns)
  Clock Net Delay (Destination): 2.554ns (routing 1.312ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.204     3.850    top/target/tile/dcache/host_clk
    SLICE_X40Y145        FDRE                                         r  top/target/tile/dcache/probe_bits_address_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y145        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.908 r  top/target/tile/dcache/probe_bits_address_reg[28]/Q
                         net (fo=3, routed)           0.135     4.043    top/target/tile/dcache/io_enq_bits_address[28]
    SLICE_X41Y145        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     4.066 r  top/target/tile/dcache/s1_req_addr[28]_i_1/O
                         net (fo=1, routed)           0.030     4.096    top/target/tile/dcache/metaArb_io_out_bits_addr[28]
    SLICE_X41Y145        FDRE                                         r  top/target/tile/dcache/s1_req_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.554     3.635    top/target/tile/dcache/host_clk
    SLICE_X41Y145        FDRE                                         r  top/target/tile/dcache/s1_req_addr_reg[28]/C
                         clock pessimism              0.386     4.021    
    SLICE_X41Y145        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.081    top/target/tile/dcache/s1_req_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.096    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top/target/tile/dcache/_T_1799_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.153ns (47.812%)  route 0.167ns (52.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.814ns
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.220ns (routing 1.195ns, distribution 1.025ns)
  Clock Net Delay (Destination): 2.733ns (routing 1.312ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.220     3.866    top/target/tile/dcache/host_clk
    SLICE_X47Y137        FDRE                                         r  top/target/tile/dcache/_T_1799_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y137        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.925 r  top/target/tile/dcache/_T_1799_reg[5]/Q
                         net (fo=1, routed)           0.067     3.992    top/target/tile/dcache/data/_T_1799_reg[7][5]
    SLICE_X47Y136        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.094     4.086 r  top/target/tile/dcache/data/data_arrays_0_5_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.100     4.186    top/target/tile/dcache/data/dataArb_io_out_bits_wdata[45]
    RAMB18_X6Y54         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.733     3.814    top/target/tile/dcache/data/host_clk
    RAMB18_X6Y54         RAMB18E2                                     r  top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0/CLKARDCLK
                         clock pessimism              0.383     4.198    
    RAMB18_X6Y54         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.028     4.170    top/target/tile/dcache/data/data_arrays_0_13_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -4.170    
                         arrival time                           4.186    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/fq/elts_2_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/frontend/fq/elts_1_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.117ns (56.250%)  route 0.091ns (43.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.636ns
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.245ns (routing 1.195ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.555ns (routing 1.312ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.245     3.891    top/target/tile/frontend/fq/host_clk
    SLICE_X54Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_2_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.952 r  top/target/tile/frontend/fq/elts_2_data_reg[3]/Q
                         net (fo=1, routed)           0.056     4.008    top/target/tile/frontend/fq/elts_2_data[3]
    SLICE_X55Y135        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     4.064 r  top/target/tile/frontend/fq/elts_1_data[3]_i_1/O
                         net (fo=1, routed)           0.035     4.099    top/target/tile/frontend/fq/elts_1_data[3]_i_1_n_0
    SLICE_X55Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_1_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.555     3.636    top/target/tile/frontend/fq/host_clk
    SLICE_X55Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_1_data_reg[3]/C
                         clock pessimism              0.386     4.022    
    SLICE_X55Y135        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.082    top/target/tile/frontend/fq/elts_1_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top/target/tile/dcache/tlb/valid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/tlb/r_refill_waddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.080ns (32.000%)  route 0.170ns (68.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.707ns
    Source Clock Delay      (SCD):    3.923ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      2.277ns (routing 1.195ns, distribution 1.082ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.312ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.277     3.923    top/target/tile/dcache/tlb/host_clk
    SLICE_X48Y139        FDRE                                         r  top/target/tile/dcache/tlb/valid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y139        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.981 f  top/target/tile/dcache/tlb/valid_reg[7]/Q
                         net (fo=6, routed)           0.134     4.115    top/target/tile/dcache/tlb/_T_1472
    SLICE_X49Y137        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     4.137 r  top/target/tile/dcache/tlb/r_refill_waddr[0]_i_1__0/O
                         net (fo=1, routed)           0.036     4.173    top/target/tile/dcache/tlb/r_refill_waddr[0]_i_1__0_n_0
    SLICE_X49Y137        FDRE                                         r  top/target/tile/dcache/tlb/r_refill_waddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.626     3.707    top/target/tile/dcache/tlb/host_clk
    SLICE_X49Y137        FDRE                                         r  top/target/tile/dcache/tlb/r_refill_waddr_reg[0]/C
                         clock pessimism              0.387     4.094    
    SLICE_X49Y137        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.154    top/target/tile/dcache/tlb/r_refill_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.154    
                         arrival time                           4.173    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 top/target/tile/dcache/tlb/r_refill_waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/dcache/tlb/valid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.094ns (38.843%)  route 0.148ns (61.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.926ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      2.280ns (routing 1.195ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.312ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.280     3.926    top/target/tile/dcache/tlb/host_clk
    SLICE_X48Y138        FDRE                                         r  top/target/tile/dcache/tlb/r_refill_waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.985 r  top/target/tile/dcache/tlb/r_refill_waddr_reg[1]/Q
                         net (fo=35, routed)          0.119     4.104    top/target/tile/dcache/tlb/r_refill_waddr[1]
    SLICE_X49Y142        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.035     4.139 r  top/target/tile/dcache/tlb/valid[15]_i_1__0/O
                         net (fo=1, routed)           0.029     4.168    top/target/tile/dcache/tlb/_GEN_85[15]
    SLICE_X49Y142        FDRE                                         r  top/target/tile/dcache/tlb/valid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.621     3.702    top/target/tile/dcache/tlb/host_clk
    SLICE_X49Y142        FDRE                                         r  top/target/tile/dcache/tlb/valid_reg[15]/C
                         clock pessimism              0.387     4.089    
    SLICE_X49Y142        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.149    top/target/tile/dcache/tlb/valid_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/fq/elts_3_pc_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/frontend/fq/elts_2_pc_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.115ns (54.245%)  route 0.097ns (45.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    3.896ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.250ns (routing 1.195ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.312ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.250     3.896    top/target/tile/frontend/fq/host_clk
    SLICE_X53Y133        FDRE                                         r  top/target/tile/frontend/fq/elts_3_pc_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.955 r  top/target/tile/frontend/fq/elts_3_pc_reg[39]/Q
                         net (fo=1, routed)           0.085     4.040    top/target/tile/frontend/fq/elts_3_pc[39]
    SLICE_X55Y133        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.056     4.096 r  top/target/tile/frontend/fq/elts_2_pc[39]_i_1/O
                         net (fo=1, routed)           0.012     4.108    top/target/tile/frontend/fq/elts_2_pc[39]_i_1_n_0
    SLICE_X55Y133        FDRE                                         r  top/target/tile/frontend/fq/elts_2_pc_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.557     3.638    top/target/tile/frontend/fq/host_clk
    SLICE_X55Y133        FDRE                                         r  top/target/tile/frontend/fq/elts_2_pc_reg[39]/C
                         clock pessimism              0.386     4.025    
    SLICE_X55Y133        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.087    top/target/tile/frontend/fq/elts_2_pc_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.087    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/fq/elts_2_pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/frontend/fq/elts_1_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.094ns (43.518%)  route 0.122ns (56.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns
    Source Clock Delay      (SCD):    3.892ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.246ns (routing 1.195ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.557ns (routing 1.312ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.246     3.892    top/target/tile/frontend/fq/host_clk
    SLICE_X54Y133        FDRE                                         r  top/target/tile/frontend/fq/elts_2_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.951 r  top/target/tile/frontend/fq/elts_2_pc_reg[21]/Q
                         net (fo=1, routed)           0.087     4.038    top/target/tile/frontend/fq/elts_2_pc[21]
    SLICE_X55Y132        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     4.073 r  top/target/tile/frontend/fq/elts_1_pc[21]_i_1/O
                         net (fo=1, routed)           0.035     4.108    top/target/tile/frontend/fq/elts_1_pc[21]_i_1_n_0
    SLICE_X55Y132        FDRE                                         r  top/target/tile/frontend/fq/elts_1_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.557     3.638    top/target/tile/frontend/fq/host_clk
    SLICE_X55Y132        FDRE                                         r  top/target/tile/frontend/fq/elts_1_pc_reg[21]/C
                         clock pessimism              0.386     4.024    
    SLICE_X55Y132        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.084    top/target/tile/frontend/fq/elts_1_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.084    
                         arrival time                           4.108    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 top/target/tile/frontend/fq/elts_2_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/tile/frontend/fq/elts_1_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             host_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.117ns (53.425%)  route 0.102ns (46.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns
    Source Clock Delay      (SCD):    3.891ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      2.245ns (routing 1.195ns, distribution 1.050ns)
  Clock Net Delay (Destination): 2.556ns (routing 1.312ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.245     3.891    top/target/tile/frontend/fq/host_clk
    SLICE_X54Y135        FDRE                                         r  top/target/tile/frontend/fq/elts_2_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.950 r  top/target/tile/frontend/fq/elts_2_pc_reg[4]/Q
                         net (fo=1, routed)           0.090     4.040    top/target/tile/frontend/fq/elts_2_pc[4]
    SLICE_X55Y136        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.058     4.098 r  top/target/tile/frontend/fq/elts_1_pc[4]_i_1/O
                         net (fo=1, routed)           0.012     4.110    top/target/tile/frontend/fq/elts_1_pc[4]_i_1_n_0
    SLICE_X55Y136        FDRE                                         r  top/target/tile/frontend/fq/elts_1_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.556     3.637    top/target/tile/frontend/fq/host_clk
    SLICE_X55Y136        FDRE                                         r  top/target/tile/frontend/fq/elts_1_pc_reg[4]/C
                         clock pessimism              0.386     4.023    
    SLICE_X55Y136        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     4.085    top/target/tile/frontend/fq/elts_1_pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         host_clk_i
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         6.060       3.057      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         6.060       3.057      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         6.060       3.057      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X6Y67  top/target/tile/dcache/data/data_arrays_0_24_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X6Y59  top/target/tile/dcache/data/data_arrays_0_25_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X6Y70  top/target/tile/dcache/data/data_arrays_0_26_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X5Y56  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X5Y52  top/target/tile/dcache/data/data_arrays_0_28_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X6Y50  top/target/tile/dcache/data/data_arrays_0_29_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         6.060       4.491      RAMB18_X5Y58  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.030       2.488      RAMB18_X6Y59  top/target/tile/dcache/data/data_arrays_0_25_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.030       2.488      RAMB18_X6Y59  top/target/tile/dcache/data/data_arrays_0_25_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.030       2.488      RAMB18_X5Y56  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         3.030       2.488      RAMB18_X5Y58  top/target/tile/dcache/data/data_arrays_0_2_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         3.030       1.528      PS8_X0Y0      system_i/processing_system7_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.030       2.488      RAMB18_X6Y70  top/target/tile/dcache/data/data_arrays_0_26_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.030       2.488      RAMB18_X5Y56  top/target/tile/dcache/data/data_arrays_0_27_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.030       2.488      RAMB18_X5Y52  top/target/tile/dcache/data/data_arrays_0_28_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.030       2.488      RAMB18_X5Y52  top/target/tile/dcache/data/data_arrays_0_28_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  host_clk_i
  To Clock:  host_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.107ns (2.564%)  route 4.066ns (97.436%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 9.955 - 6.060 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.312ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.195ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.476     3.557    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.636 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          2.440     6.076    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.104 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        1.626     7.730    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/target_reset
    SLICE_X48Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.249     9.955    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/host_clk
    SLICE_X48Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism             -0.380     9.574    
                         clock uncertainty           -0.058     9.516    
    SLICE_X48Y65         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     9.450    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                          9.450    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.107ns (2.608%)  route 3.995ns (97.392%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 10.037 - 6.060 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.312ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.195ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.476     3.557    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.636 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          2.440     6.076    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.104 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        1.555     7.659    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.331    10.037    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism             -0.378     9.658    
                         clock uncertainty           -0.058     9.600    
    SLICE_X63Y65         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.534    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.107ns (2.608%)  route 3.995ns (97.392%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 10.037 - 6.060 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.312ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.195ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.476     3.557    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.636 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          2.440     6.076    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.104 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        1.555     7.659    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.331    10.037    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/C
                         clock pessimism             -0.378     9.658    
                         clock uncertainty           -0.058     9.600    
    SLICE_X63Y65         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.534    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (host_clk_i rise@6.060ns - host_clk_i rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.107ns (2.608%)  route 3.995ns (97.392%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 10.037 - 6.060 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.476ns (routing 1.312ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.195ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.476     3.557    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.636 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          2.440     6.076    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.104 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        1.555     7.659    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      6.060     6.060 r  
    AL8                                               0.000     6.060 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     6.060    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     6.454 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.494    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.494 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     6.838    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     7.468 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.682    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.706 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       2.331    10.037    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism             -0.378     9.658    
                         clock uncertainty           -0.058     9.600    
    SLICE_X63Y65         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.534    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  1.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.056ns (2.526%)  route 2.161ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.358ns (routing 0.714ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.358     2.242    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.281 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          1.295     3.576    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.593 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        0.866     4.459    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.604     2.119    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.242     2.362    
    SLICE_X63Y65         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.342    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.056ns (2.526%)  route 2.161ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.358ns (routing 0.714ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.358     2.242    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.281 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          1.295     3.576    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.593 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        0.866     4.459    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.604     2.119    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg/C
                         clock pessimism              0.242     2.362    
    SLICE_X63Y65         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.342    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w1_i0_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 0.056ns (2.526%)  route 2.161ns (97.474%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.358ns (routing 0.714ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.794ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.358     2.242    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.281 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          1.295     3.576    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.593 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        0.866     4.459    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/target_reset
    SLICE_X63Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.604     2.119    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/host_clk
    SLICE_X63Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.242     2.362    
    SLICE_X63Y65         FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.342    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           4.459    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.212ns  (arrival time - required time)
  Source:                 top/adapter/core/sys_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (removal check against rising-edge clock host_clk_i  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (host_clk_i rise@0.000ns - host_clk_i rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.056ns (2.479%)  route 2.203ns (97.521%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.358ns (routing 0.714ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.794ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.358     2.242    top/adapter/core/host_clk
    SLICE_X36Y108        FDSE                                         r  top/adapter/core/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.281 f  top/adapter/core/sys_reset_reg/Q
                         net (fo=63, routed)          1.295     3.576    top/adapter/core/_T_1205_0_reg_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.593 f  top/adapter/core/sys_reset_reg_bufg_place/O
                         net (fo=1213, routed)        0.908     4.501    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/target_reset
    SLICE_X48Y65         FDCE                                         f  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock host_clk_i rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    gclk_i
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    host_clk_i
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  bufg_host_clk/O
    X1Y2 (CLOCK_ROOT)    net (fo=22773, routed)       1.549     2.064    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/host_clk
    SLICE_X48Y65         FDCE                                         r  top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.244     2.308    
    SLICE_X48Y65         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.288    top/target/int_sync_xing_sourcelzy/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           4.501    
  -------------------------------------------------------------------
                         slack                                  2.212    





