{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573919089583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573919089584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:44:49 2019 " "Processing started: Sat Nov 16 11:44:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573919089584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573919089584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_teste -c vga_teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_teste -c vga_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573919089584 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1573919089939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_teste-algorithmic " "Found design unit 1: vga_teste-algorithmic" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090593 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_teste " "Found entity 1: vga_teste" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_raster_traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_raster_traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_raster_traffic-rtl " "Found design unit 1: vga_raster_traffic-rtl" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090596 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_raster_traffic " "Found entity 1: vga_raster_traffic" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DeBounce-behav " "Found design unit 1: DeBounce-behav" {  } { { "DeBounce.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/DeBounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090598 ""} { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/DeBounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-Behavioral " "Found design unit 1: FFD-Behavioral" {  } { { "FFD.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/FFD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090600 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "metaestabilidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file metaestabilidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 metaestabilidade-Behavioral " "Found design unit 1: metaestabilidade-Behavioral" {  } { { "metaestabilidade.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/metaestabilidade.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090603 ""} { "Info" "ISGN_ENTITY_NAME" "1 metaestabilidade " "Found entity 1: metaestabilidade" {  } { { "metaestabilidade.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/metaestabilidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing_button_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncing_button_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncing_Button_VHDL-Behavioral " "Found design unit 1: Debouncing_Button_VHDL-Behavioral" {  } { { "Debouncing_Button_VHDL.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/Debouncing_Button_VHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncing_Button_VHDL " "Found entity 1: Debouncing_Button_VHDL" {  } { { "Debouncing_Button_VHDL.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/Debouncing_Button_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_enable_debouncing_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_enable_debouncing_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_enable_debouncing_button-Behavioral " "Found design unit 1: clock_enable_debouncing_button-Behavioral" {  } { { "clock_enable_debouncing_button.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/clock_enable_debouncing_button.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090609 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_enable_debouncing_button " "Found entity 1: clock_enable_debouncing_button" {  } { { "clock_enable_debouncing_button.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/clock_enable_debouncing_button.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_debouncing_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_debouncing_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Debouncing_Button-Behavioral " "Found design unit 1: DFF_Debouncing_Button-Behavioral" {  } { { "DFF_Debouncing_Button.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/DFF_Debouncing_Button.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1573919090611 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Debouncing_Button " "Found entity 1: DFF_Debouncing_Button" {  } { { "DFF_Debouncing_Button.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/DFF_Debouncing_Button.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1573919090611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1573919090611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_teste " "Elaborating entity \"vga_teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1573919090654 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swt_sentido vga_teste.vhd(61) " "VHDL Process Statement warning at vga_teste.vhd(61): signal \"swt_sentido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573919090656 "|vga_teste"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swt_sentido vga_teste.vhd(82) " "VHDL Process Statement warning at vga_teste.vhd(82): signal \"swt_sentido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573919090657 "|vga_teste"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swt_sentido vga_teste.vhd(103) " "VHDL Process Statement warning at vga_teste.vhd(103): signal \"swt_sentido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573919090657 "|vga_teste"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swt_sentido vga_teste.vhd(124) " "VHDL Process Statement warning at vga_teste.vhd(124): signal \"swt_sentido\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573919090658 "|vga_teste"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "linha vga_teste.vhd(143) " "VHDL Process Statement warning at vga_teste.vhd(143): inferring latch(es) for signal or variable \"linha\", which holds its previous value in one or more paths through the process" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090659 "|vga_teste"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dir_aux vga_teste.vhd(143) " "VHDL Process Statement warning at vga_teste.vhd(143): inferring latch(es) for signal or variable \"dir_aux\", which holds its previous value in one or more paths through the process" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090659 "|vga_teste"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "esq_aux vga_teste.vhd(143) " "VHDL Process Statement warning at vga_teste.vhd(143): inferring latch(es) for signal or variable \"esq_aux\", which holds its previous value in one or more paths through the process" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090659 "|vga_teste"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "coluna vga_teste.vhd(143) " "VHDL Process Statement warning at vga_teste.vhd(143): inferring latch(es) for signal or variable \"coluna\", which holds its previous value in one or more paths through the process" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090659 "|vga_teste"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "down_aux vga_teste.vhd(143) " "VHDL Process Statement warning at vga_teste.vhd(143): inferring latch(es) for signal or variable \"down_aux\", which holds its previous value in one or more paths through the process" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090660 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[0\] vga_teste.vhd(143) " "Inferred latch for \"coluna\[0\]\" at vga_teste.vhd(143)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090661 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna\[1\] vga_teste.vhd(143) " "Inferred latch for \"coluna\[1\]\" at vga_teste.vhd(143)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[0\] vga_teste.vhd(143) " "Inferred latch for \"linha\[0\]\" at vga_teste.vhd(143)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha\[1\] vga_teste.vhd(143) " "Inferred latch for \"linha\[1\]\" at vga_teste.vhd(143)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:down_aux\[0\] vga_teste.vhd(146) " "Inferred latch for \"p5:down_aux\[0\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:down_aux\[1\] vga_teste.vhd(146) " "Inferred latch for \"p5:down_aux\[1\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:esq_aux\[0\] vga_teste.vhd(146) " "Inferred latch for \"p5:esq_aux\[0\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:esq_aux\[1\] vga_teste.vhd(146) " "Inferred latch for \"p5:esq_aux\[1\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090662 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:dir_aux\[0\] vga_teste.vhd(146) " "Inferred latch for \"p5:dir_aux\[0\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090663 "|vga_teste"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p5:dir_aux\[1\] vga_teste.vhd(146) " "Inferred latch for \"p5:dir_aux\[1\]\" at vga_teste.vhd(146)" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090663 "|vga_teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:e0 " "Elaborating entity \"FFD\" for hierarchy \"FFD:e0\"" {  } { { "vga_teste.vhd" "e0" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573919090676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_raster_traffic vga_raster_traffic:e3 " "Elaborating entity \"vga_raster_traffic\" for hierarchy \"vga_raster_traffic:e3\"" {  } { { "vga_teste.vhd" "e3" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1573919090679 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "novo_estado vga_raster_traffic.vhd(74) " "VHDL Signal Declaration warning at vga_raster_traffic.vhd(74): used implicit default value for signal \"novo_estado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "corsim vga_raster_traffic.vhd(111) " "VHDL Process Statement warning at vga_raster_traffic.vhd(111): signal \"corsim\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "corsim vga_raster_traffic.vhd(107) " "VHDL Process Statement warning at vga_raster_traffic.vhd(107): inferring latch(es) for signal or variable \"corsim\", which holds its previous value in one or more paths through the process" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[0\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[0\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[1\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[1\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[2\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[2\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[3\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[3\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[4\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[4\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[5\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[5\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[6\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[6\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[7\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[7\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090686 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[8\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[8\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[9\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[9\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[10\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[10\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[11\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[11\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[12\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[12\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[13\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[13\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[14\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[14\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[15\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[15\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[16\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[16\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[17\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[17\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[18\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[18\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[19\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[19\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[20\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[20\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[21\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[21\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090687 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[22\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[22\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[23\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[23\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[24\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[24\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[25\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[25\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[26\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[26\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[27\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[27\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[28\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[28\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[29\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[29\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[30\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[30\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "coluna_cursor\[31\] vga_raster_traffic.vhd(290) " "Inferred latch for \"coluna_cursor\[31\]\" at vga_raster_traffic.vhd(290)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[0\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[0\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[1\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[1\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[2\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[2\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[3\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[3\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090688 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[4\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[4\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[5\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[5\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[6\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[6\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[7\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[7\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[8\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[8\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[9\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[9\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[10\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[10\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[11\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[11\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[12\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[12\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[13\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[13\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[14\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[14\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[15\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[15\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[16\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[16\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[17\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[17\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090689 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[18\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[18\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[19\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[19\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[20\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[20\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[21\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[21\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[22\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[22\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[23\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[23\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[24\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[24\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[25\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[25\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[26\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[26\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[27\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[27\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[28\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[28\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[29\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[29\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[30\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[30\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "linha_cursor\[31\] vga_raster_traffic.vhd(286) " "Inferred latch for \"linha_cursor\[31\]\" at vga_raster_traffic.vhd(286)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 286 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090690 "|vga_teste|vga_raster_traffic:e3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "corsim vga_raster_traffic.vhd(107) " "Inferred latch for \"corsim\" at vga_raster_traffic.vhd(107)" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1573919090691 "|vga_teste|vga_raster_traffic:e3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "linha\[0\] " "Latch linha\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA esq\[0\] " "Ports D and ENA on the latch are fed by the same signal esq\[0\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091747 ""}  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "linha\[1\] " "Latch linha\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA esq\[1\] " "Ports D and ENA on the latch are fed by the same signal esq\[1\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091748 ""}  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:dir_aux\[0\] " "Latch \\p5:dir_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dir\[0\] " "Ports D and ENA on the latch are fed by the same signal dir\[0\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091748 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:dir_aux\[1\] " "Latch \\p5:dir_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dir\[1\] " "Ports D and ENA on the latch are fed by the same signal dir\[1\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 62 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091748 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:esq_aux\[0\] " "Latch \\p5:esq_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA esq\[0\] " "Ports D and ENA on the latch are fed by the same signal esq\[0\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091748 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:esq_aux\[1\] " "Latch \\p5:esq_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA esq\[1\] " "Ports D and ENA on the latch are fed by the same signal esq\[1\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091748 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:down_aux\[0\] " "Latch \\p5:down_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down\[0\] " "Ports D and ENA on the latch are fed by the same signal down\[0\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091749 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\p5:down_aux\[1\] " "Latch \\p5:down_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA down\[1\] " "Ports D and ENA on the latch are fed by the same signal down\[1\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 104 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1573919091749 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1573919091749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 69 -1 0 } } { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 70 -1 0 } } { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 71 -1 0 } } { "vga_raster_traffic.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_raster_traffic.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1573919091752 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1573919091752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1573919092126 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1573919092443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1573919092583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1573919092583 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_confirma " "No output dependent on input pin \"btn_confirma\"" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1573919092634 "|vga_teste|btn_confirma"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1573919092634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1573919092634 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1573919092634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1573919092634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1573919092634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573919092665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:44:52 2019 " "Processing ended: Sat Nov 16 11:44:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573919092665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573919092665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573919092665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573919092665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573919093822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573919093823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:44:53 2019 " "Processing started: Sat Nov 16 11:44:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573919093823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573919093823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_teste -c vga_teste " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_teste -c vga_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573919093823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1573919093939 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_teste EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"vga_teste\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1573919093949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573919094045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573919094045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1573919094263 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1573919094278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573919094549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573919094549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1573919094549 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1573919094549 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573919094551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573919094551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573919094551 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1573919094551 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1573919094551 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1573919094553 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1573919096516 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_teste.sdc " "Synopsys Design Constraints File file not found: 'vga_teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1573919096517 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1573919096517 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "\\p5:dir_aux\[0\] \\p5:dir_aux\[0\] " "Clock target \\p5:dir_aux\[0\] of clock \\p5:dir_aux\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1 1573919096520 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal17~0  from: datab  to: combout " "Cell: Equal17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1573919096521 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1573919096521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1573919096523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1573919096524 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1573919096524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096550 ""}  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 7 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096551 ""}  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 27 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\p5:down_aux\[0\]~0  " "Automatically promoted node \\p5:down_aux\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096551 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p5:down_aux[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\p5:down_aux\[0\]~1  " "Automatically promoted node \\p5:down_aux\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096551 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p5:down_aux[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal17~0  " "Automatically promoted node Equal17~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "linha\[0\]~0 " "Destination node linha\[0\]~0" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { linha[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\p5:down_aux\[0\]~0 " "Destination node \\p5:down_aux\[0\]~0" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p5:down_aux[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "linha\[1\]~1 " "Destination node linha\[1\]~1" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 143 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { linha[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\p5:esq_aux\[0\]~1 " "Destination node \\p5:esq_aux\[0\]~1" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p5:esq_aux[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096551 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\p5:down_aux\[0\]~1 " "Destination node \\p5:down_aux\[0\]~1" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p5:down_aux[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096551 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1573919096551 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal17~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FFD:e1\|q  " "Automatically promoted node FFD:e1\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1573919096553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esq\[0\] " "Destination node esq\[0\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { esq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 115 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "esq\[1\] " "Destination node esq\[1\]" {  } { { "vga_teste.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/vga_teste.vhd" 83 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { esq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 113 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1573919096553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1573919096553 ""}  } { { "FFD.vhd" "" { Text "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/FFD.vhd" 9 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FFD:e1|q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1573919096553 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1573919096797 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573919096798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1573919096798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573919096799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1573919096801 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1573919096801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1573919096801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1573919096802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1573919096825 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1573919096826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1573919096826 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573919096845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1573919097725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573919097852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1573919097856 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1573919098749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573919098750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1573919099177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1573919100444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1573919100444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573919101566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1573919101569 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1573919101569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573919101627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1573919101871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573919101913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1573919102181 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1573919104042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/output_files/vga_teste.fit.smsg " "Generated suppressed messages file C:/Users/K4tr1n4/Desktop/LH2k19-2/Trab/trabss/output_files/vga_teste.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1573919105858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573919106144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:45:06 2019 " "Processing ended: Sat Nov 16 11:45:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573919106144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573919106144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573919106144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573919106144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573919107392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573919107393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:45:07 2019 " "Processing started: Sat Nov 16 11:45:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573919107393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573919107393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_teste -c vga_teste " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_teste -c vga_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573919107393 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1573919108572 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1573919108605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573919109067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:45:09 2019 " "Processing ended: Sat Nov 16 11:45:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573919109067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573919109067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573919109067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573919109067 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1573919109751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1573919110459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1573919110460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 11:45:10 2019 " "Processing started: Sat Nov 16 11:45:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1573919110460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1573919110460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_teste -c vga_teste " "Command: quartus_sta vga_teste -c vga_teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1573919110460 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1573919110550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1573919110776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573919110882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1573919110882 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1573919111090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_teste.sdc " "Synopsys Design Constraints File file not found: 'vga_teste.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1573919111141 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1573919111142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25 clk25 " "create_clock -period 1.000 -name clk25 clk25" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name \\p5:dir_aux\[0\] \\p5:dir_aux\[0\] " "create_clock -period 1.000 -name \\p5:dir_aux\[0\] \\p5:dir_aux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FFD:e2\|q FFD:e2\|q " "create_clock -period 1.000 -name FFD:e2\|q FFD:e2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FFD:e1\|q FFD:e1\|q " "create_clock -period 1.000 -name FFD:e1\|q FFD:e1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1573919111143 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "\\p5:dir_aux\[0\] \\p5:dir_aux\[0\] " "Clock target \\p5:dir_aux\[0\] of clock \\p5:dir_aux\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1 1573919111285 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal17~0  from: datac  to: combout " "Cell: Equal17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1573919111286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1573919111286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1573919111287 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1573919111290 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1573919111291 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1573919111302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1573919111315 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1573919111315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.917 " "Worst-case setup slack is -2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.917      -160.460 clk  " "   -2.917      -160.460 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779       -75.058 clk25  " "   -2.779       -75.058 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399        -5.305 \\p5:dir_aux\[0\]  " "   -1.399        -5.305 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094         0.000 FFD:e1\|q  " "    0.094         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 FFD:e2\|q  " "    0.226         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.767 " "Worst-case hold slack is -2.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.767        -5.932 \\p5:dir_aux\[0\]  " "   -2.767        -5.932 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 clk25  " "    0.343         0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 clk  " "    0.345         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 FFD:e1\|q  " "    0.357         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 FFD:e2\|q  " "    0.381         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919111326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919111329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.000 clk  " "   -3.000       -71.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 clk25  " "   -1.000       -41.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e1\|q  " "   -1.000        -4.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e2\|q  " "   -1.000        -4.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 \\p5:dir_aux\[0\]  " "    0.409         0.000 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111331 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1573919111466 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1573919111490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1573919111872 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "\\p5:dir_aux\[0\] \\p5:dir_aux\[0\] " "Clock target \\p5:dir_aux\[0\] of clock \\p5:dir_aux\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1 1573919111921 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal17~0  from: datac  to: combout " "Cell: Equal17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1573919111922 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1573919111922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1573919111925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1573919111939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1573919111939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.554 " "Worst-case setup slack is -2.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.554      -138.693 clk  " "   -2.554      -138.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.405       -63.607 clk25  " "   -2.405       -63.607 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192        -4.089 \\p5:dir_aux\[0\]  " "   -1.192        -4.089 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 FFD:e1\|q  " "    0.193         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308         0.000 FFD:e2\|q  " "    0.308         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.491 " "Worst-case hold slack is -2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491        -5.116 \\p5:dir_aux\[0\]  " "   -2.491        -5.116 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 clk25  " "    0.299         0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 clk  " "    0.300         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 FFD:e1\|q  " "    0.314         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333         0.000 FFD:e2\|q  " "    0.333         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919111958 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919111964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -71.000 clk  " "   -3.000       -71.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 clk25  " "   -1.000       -41.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e1\|q  " "   -1.000        -4.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e2\|q  " "   -1.000        -4.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416         0.000 \\p5:dir_aux\[0\]  " "    0.416         0.000 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919111968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919111968 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1573919112150 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "\\p5:dir_aux\[0\] \\p5:dir_aux\[0\] " "Clock target \\p5:dir_aux\[0\] of clock \\p5:dir_aux\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "" 0 -1 1573919112259 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Equal17~0  from: datac  to: combout " "Cell: Equal17~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1573919112260 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1573919112260 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1573919112263 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1573919112267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1573919112267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.138 " "Worst-case setup slack is -1.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.138       -58.533 clk  " "   -1.138       -58.533 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085       -25.176 clk25  " "   -1.085       -25.176 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549        -1.445 \\p5:dir_aux\[0\]  " "   -0.549        -1.445 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490         0.000 FFD:e1\|q  " "    0.490         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575         0.000 FFD:e2\|q  " "    0.575         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919112274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.619 " "Worst-case hold slack is -1.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.619        -3.382 \\p5:dir_aux\[0\]  " "   -1.619        -3.382 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 clk25  " "    0.178         0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 clk  " "    0.181         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 FFD:e1\|q  " "    0.186         0.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199         0.000 FFD:e2\|q  " "    0.199         0.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919112284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919112292 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1573919112300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -75.975 clk  " "   -3.000       -75.975 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 clk25  " "   -1.000       -41.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e1\|q  " "   -1.000        -4.000 FFD:e1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -4.000 FFD:e2\|q  " "   -1.000        -4.000 FFD:e2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372         0.000 \\p5:dir_aux\[0\]  " "    0.372         0.000 \\p5:dir_aux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1573919112307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1573919112307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1573919112724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1573919112725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1573919112847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 11:45:12 2019 " "Processing ended: Sat Nov 16 11:45:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1573919112847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1573919112847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1573919112847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573919112847 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1573919113556 ""}
