<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>o_avg_m_req_gen_prev_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>o_avg_m_req_gen_prev_trig_reg</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>o_avg_m_req_gen_active</thread>
	</reg_ops>
	<thread>
		<name>o_avg_m_req_gen_active</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.2331</leakage_power>
			<net_power>478.2240</net_power>
			<internal_power>613.4580</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>o_avg_gen_vld</thread>
	</reg_ops>
	<thread>
		<name>o_avg_gen_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0384</leakage_power>
			<net_power>14.2824</net_power>
			<internal_power>13.9074</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>o_avg_m_req_gen_next_trig_reg</thread>
	</reg_ops>
	<thread>
		<name>o_avg_m_req_gen_next_trig_reg</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.4671</leakage_power>
			<net_power>676.5120</net_power>
			<internal_power>728.4930</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>i_rgb_gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>i_rgb_gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0684</leakage_power>
			<net_power>21.4237</net_power>
			<internal_power>30.4574</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>i_rgb_gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>i_rgb_gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0388</leakage_power>
			<net_power>14.2824</net_power>
			<internal_power>13.7810</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>1.6104</delay>
			<module_name>SobelFilter_Mul_32Sx8S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>1416.5640</unit_area>
			<comb_area>1416.5640</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>51.7405</leakage_power>
			<net_power>14096.5000</net_power>
			<internal_power>30610.0000</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1416.5640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1143</delay>
			<module_name>SobelFilter_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>286.5960</unit_area>
			<comb_area>286.5960</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>11.8251</leakage_power>
			<net_power>2966.8400</net_power>
			<internal_power>5547.4400</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>286.5960</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1607</delay>
			<module_name>SobelFilter_Minus_32S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>130.9860</unit_area>
			<comb_area>130.9860</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>5.0437</leakage_power>
			<net_power>703.4610</net_power>
			<internal_power>1145.4100</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>130.9860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1890</reg_bits>
		<reg_count>61</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1890</count>
			<total_area>10342.0800</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>6829.7670</mux_area>
		<control_area>0.0000</control_area>
		<total_area>19005.9930</total_area>
		<comb_area>8663.9130</comb_area>
		<seq_area>10342.0800</seq_area>
		<total_bits>1890</total_bits>
		<state_count>53</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>o_avg_gen_stalling</thread>
	</reg_ops>
	<thread>
		<name>o_avg_gen_stalling</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0388</leakage_power>
			<net_power>14.2824</net_power>
			<internal_power>13.7810</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>o_avg_gen_unacked_req</thread>
	</reg_ops>
	<thread>
		<name>o_avg_gen_unacked_req</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>i_rgb_gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>i_rgb_gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.0684</leakage_power>
			<net_power>21.4237</net_power>
			<internal_power>30.4574</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>i_rgb_gen_busy</thread>
	</reg_ops>
	<thread>
		<name>i_rgb_gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<leakage_power>0.1571</leakage_power>
			<net_power>57.1298</net_power>
			<internal_power>66.9710</internal_power>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>67</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>68</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>69</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>70</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>71</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>74</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>81</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>82</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>86</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>87</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>88</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>89</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>96</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>97</cycle_id>
			</value>
			<value>
				<encoded>32</encoded>
				<cycle_id>98</cycle_id>
			</value>
			<value>
				<encoded>33</encoded>
				<cycle_id>99</cycle_id>
			</value>
			<value>
				<encoded>34</encoded>
				<cycle_id>100</cycle_id>
			</value>
			<value>
				<encoded>35</encoded>
				<cycle_id>101</cycle_id>
			</value>
			<value>
				<encoded>36</encoded>
				<cycle_id>102</cycle_id>
			</value>
			<value>
				<encoded>37</encoded>
				<cycle_id>103</cycle_id>
			</value>
			<value>
				<encoded>38</encoded>
				<cycle_id>104</cycle_id>
			</value>
			<value>
				<encoded>39</encoded>
				<cycle_id>105</cycle_id>
			</value>
			<value>
				<encoded>40</encoded>
				<cycle_id>106</cycle_id>
			</value>
			<value>
				<encoded>41</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>42</encoded>
				<cycle_id>108</cycle_id>
			</value>
			<value>
				<encoded>43</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>44</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>45</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>46</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>47</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>48</encoded>
				<cycle_id>114</cycle_id>
			</value>
			<value>
				<encoded>49</encoded>
				<cycle_id>115</cycle_id>
			</value>
			<value>
				<encoded>50</encoded>
				<cycle_id>116</cycle_id>
			</value>
			<value>
				<encoded>51</encoded>
				<cycle_id>4</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<resource>
		<latency>0</latency>
		<delay>1.6104</delay>
		<module_name>SobelFilter_Mul_32Sx8S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>1416.5640</unit_area>
		<comb_area>1416.5640</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>51.7405</leakage_power>
		<net_power>14096.5000</net_power>
		<internal_power>30610.0000</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>1416.5640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1143</delay>
		<module_name>SobelFilter_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>286.5960</unit_area>
		<comb_area>286.5960</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>11.8251</leakage_power>
		<net_power>2966.8400</net_power>
		<internal_power>5547.4400</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>286.5960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1607</delay>
		<module_name>SobelFilter_Minus_32S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>130.9860</unit_area>
		<comb_area>130.9860</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>5.0437</leakage_power>
		<net_power>703.4610</net_power>
		<internal_power>1145.4100</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>130.9860</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.2331</leakage_power>
		<net_power>478.2240</net_power>
		<internal_power>613.4580</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.1571</leakage_power>
		<net_power>57.1298</net_power>
		<internal_power>66.9710</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.4671</leakage_power>
		<net_power>676.5120</net_power>
		<internal_power>728.4930</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0684</leakage_power>
		<net_power>21.4237</net_power>
		<internal_power>30.4574</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0384</leakage_power>
		<net_power>14.2824</net_power>
		<internal_power>13.9074</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<leakage_power>0.0388</leakage_power>
		<net_power>14.2824</net_power>
		<internal_power>13.7810</internal_power>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>1917</reg_bits>
	<reg_count>70</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>1917</count>
		<total_area>16908.4800</total_area>
		<unit_area>8.8203</unit_area>
		<comb_area>1.2995</comb_area>
		<seq_area>7.5208</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>2557.4812</mux_area>
	<control_area>196.9852</control_area>
	<total_area>21514.8764</total_area>
	<comb_area>7097.5244</comb_area>
	<seq_area>14417.3520</seq_area>
	<total_bits>1917</total_bits>
	<state_count>73</state_count>
	<netlist>
		<module_name>SobelFilter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>1289</source_loc>
			<port_kind>clock</port_kind>
		</port>
		<port>
			<direction>in</direction>
			<inactive_value>1</inactive_value>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>1290</source_loc>
			<port_kind>sync_reset</port_kind>
		</port>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>23029</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>23053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20335,21712,23005,23021</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>23053</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22203</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>o_avg_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>22978</source_loc>
		</port>
		<source_loc>
			<id>23075</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29747,21689</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_avg_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>23075</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>22298</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22281,22299,22300,22301,22302,22303,22304,22305,22306,22307,22308,22309,22310,22311,22312,22313,22314,22315,22316,22321,22322,22323,22324,22325,22326,22327</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_avg_data</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22298</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</port>
		<source_loc>
			<id>21667</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21664,21666</sub_loc>
		</source_loc>
		<source_loc>
			<id>21668</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21667,21669,21670,21675</sub_loc>
		</source_loc>
		<signal>
			<name>o_avg_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21668</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21680</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29707,21678,21686,21677</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21680</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21687,22985,22987</sub_loc>
		</source_loc>
		<source_loc>
			<id>22989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22988,22990,22991</sub_loc>
		</source_loc>
		<signal>
			<name>o_avg_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22989</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21688</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_N_Muxb_1_2_0_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21713</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>23051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>30443,21708,21709,21714,21719,21720,23022</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>23051</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_gen_busy_r_4_102_i_rgb_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>29355</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17178</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1767</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>19298</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1291,7,17178</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_102_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19298</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17177</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1739</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>19297</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1291,7,17177</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_102_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>19297</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>16662</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>20992</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>33589,16440,16627</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Minus_32S_32S_4_8_in1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>20992</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_do_filter_h2e0000e924924</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>16457</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>20988</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>33589,16441,16624</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_32Ux32U_32U_4_7_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>20988</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_do_filter_h7fffffffffffe0</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>16457</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Minus_32S_32S_4_8_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>22236</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_32Ux32U_32U_4_7_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>16647</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_do_filter_h7fffffffffffe</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>16457</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Mul_32Sx8S_32S_4_6_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>22272</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>20932</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>33316,16439,16630</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_32Sx8S_32S_4_6_in1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>20932</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_do_filter_h5ff402db6d0</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>16457</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<source_loc>
			<id>20933</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>33316,16440,16627</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Mul_32Sx8S_32S_4_6_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>20933</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl_do_filter_h5ff416db6d8</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>16457</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>22608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22543,22544</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_7_slice</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>22608</source_loc>
			<area>275.6520</area>
			<comb_area>42.4080</comb_area>
			<seq_area>233.2440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_31</module_name>
		</signal>
		<source_loc>
			<id>22601</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22508,22509</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_56</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22601</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22527,22528,22529,22530,22531,22532,22533,22534,22526,22536</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_66</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22607</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22502,22503</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_53</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22599</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22495,22497,22494,22496</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_50</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22597</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22546,22547</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_8</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22609</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22491,22492</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22596</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22511,22512</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_57</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22602</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22598</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22499,22500</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_51</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22598</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22485,22486</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_48</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22594</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22505,22506</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_55</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22600</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22595</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22488,22489</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_49</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22595</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22482,22483</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_47</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22593</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22476,22477</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_45</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22591</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22589</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22469,22471</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22589</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22479,22480</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_46</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22592</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22588</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22465,22467</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_42</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22588</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22473,22474</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_44</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22590</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22462,22463</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22587</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22520,22521</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22605</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22456,22457</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22585</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22514,22515</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_58</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22603</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22459,22460</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22586</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22453,22454</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_39</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22584</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22583</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22450,22451</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_38</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22583</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22582</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22447,22448</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_37</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22582</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22581</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22444,22445</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_36</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22581</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22441,22442</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_35</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22580</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22438,22439</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_34</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22579</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22578</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22435,22436</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_33</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22578</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22432,22433</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_32</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22577</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22576</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22429,22430</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_31</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22576</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22426,22427</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_30</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22575</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22423,22424</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_29</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22574</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22420,22421</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_28</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22573</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22572</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22417,22418</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_27</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22572</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22571</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22414,22415</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_26</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22571</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22604</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22517,22518</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_59</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22604</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22570</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22411,22412</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_25</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22570</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22567</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22402,22403</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_22</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22567</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22569</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22408,22409</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_24</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22569</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22399,22400</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_21</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22566</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22568</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22405,22406</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_23</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22568</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22387,22391</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_18</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22563</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22565</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22396,22397</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_20</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22565</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22564</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22393,22394</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_19</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22564</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22378,22380</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22561</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22384,22385</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_17</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22562</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<signal>
			<name>s_reg_146</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22373</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>22560</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22375,22376</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_15</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22560</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22523,22524</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_60</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22606</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22549,22550</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22610</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22557</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22344,22345,22346,22347,22348,22349,22353,22354,22355,22356,22357,22358,22359,22360,22361,22362,22365,22364</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_122</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22557</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>22559</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22370,22371</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_14</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22559</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22558</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22367,22368</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_13</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22558</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22555</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22335,22339</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_11</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22555</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22341,22342</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_12</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22556</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22332,22333</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_10</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22554</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>22290</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29355,22200,23031,23024</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_102_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>22290</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22292</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>29391,22284,22980,22986,22979</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_100_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22292</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22291</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21698,22282,21697</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22291</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21679</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21665,21676,21696,21998,22283</sub_loc>
		</source_loc>
		<source_loc>
			<id>22328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21679,22329,22330</sub_loc>
		</source_loc>
		<signal>
			<name>o_avg_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22328</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>22288</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21711,21996,22199,22202</sub_loc>
		</source_loc>
		<source_loc>
			<id>22294</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22288,22295,22296,22297,23023</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>22294</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_32Ux32U_32U_4_7_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22280</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="6">sc_uint</datatype>
			<source_loc>16662</source_loc>
			<state_reg/>
			<area>53.3520</area>
			<comb_area>8.2080</comb_area>
			<seq_area>45.1440</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_6</module_name>
		</signal>
		<source_loc>
			<id>22289</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21727,21997,22201,22285</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22289</source_loc>
			<async/>
			<stall/>
		</signal>
		<source_loc>
			<id>16152</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>27</line>
			<col>19</col>
		</source_loc>
		<source_loc>
			<id>19980</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1290,16152</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_avg_data</name>
			<clock>i_clk</clock>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>o_avg_data</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_avg_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>o_avg_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1331</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_102_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_100_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_11</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_122</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1331</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_9</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_122</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_146</name>
			<clock>i_clk</clock>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>s_reg_146</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_19</name>
			</lhs>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_20</name>
			</lhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<rhs>
				<name>s_reg_24</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_22</name>
			</lhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_24</name>
			</lhs>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<rhs>
				<name>s_reg_28</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_27</name>
			</lhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_28</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_28</name>
			</lhs>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_29</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_29</name>
			</lhs>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_30</name>
			</lhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_31</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_31</name>
			</lhs>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_32</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_32</name>
			</lhs>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_33</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_33</name>
			</lhs>
			<rhs>
				<name>s_reg_35</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_34</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_34</name>
			</lhs>
			<rhs>
				<name>s_reg_36</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_35</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_35</name>
			</lhs>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_36</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_36</name>
			</lhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_37</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_37</name>
			</lhs>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_38</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_38</name>
			</lhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_4</name>
			</lhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_42</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_42</name>
			</lhs>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<name>s_reg_42</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_46</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_46</name>
			</lhs>
			<rhs>
				<name>s_reg_49</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_47</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_47</name>
			</lhs>
			<rhs>
				<name>s_reg_55</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_48</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_48</name>
			</lhs>
			<rhs>
				<name>s_reg_51</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_49</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_49</name>
			</lhs>
			<rhs>
				<name>s_reg_57</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_5</name>
			</lhs>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_50</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_50</name>
			</lhs>
			<rhs>
				<name>s_reg_146</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_51</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_51</name>
			</lhs>
			<rhs>
				<name>s_reg_53</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_53</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_53</name>
			</lhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_55</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_55</name>
			</lhs>
			<rhs>
				<name>s_reg_50</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_56</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_56</name>
			</lhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_57</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_57</name>
			</lhs>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_58</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_58</name>
			</lhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_59</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_59</name>
			</lhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_6</name>
			</lhs>
			<rhs>
				<name>s_reg_56</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_60</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_60</name>
			</lhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_66</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_66</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_7_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_7_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_8</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.1331</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<rhs>
				<name>s_reg_5</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Mul_32Sx8S_32S_4_6_in2</name>
			<async/>
			<module_name>mux_32bx27i0c</module_name>
			<number_inputs>27</number_inputs>
			<mux_area>939.2297</mux_area>
			<mux_delay>0.2104</mux_delay>
			<control_delay>0.2104</control_delay>
			<controller_delay>0.1331</controller_delay>
			<rhs>
				<name>s_reg_4</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_56</name>
			</rhs>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<rhs>
				<name>s_reg_28</name>
			</rhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<rhs>
				<name>s_reg_50</name>
			</rhs>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<rhs>
				<name>s_reg_59</name>
			</rhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<rhs>
				<name>s_reg_35</name>
			</rhs>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<cond>
				<name>gs_ctrl_do_filter_h5ff416db6d8</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Mul_32Sx8S_32S_4_6_in1</name>
			<async/>
			<module_name>mux_8bx11i11c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>75.7838</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<value W="8">3</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_in1</name>
			</lhs>
			<rhs>
				<value W="8">18446744073709551613</value>
			</rhs>
			<rhs>
				<value W="8">5</value>
			</rhs>
			<rhs>
				<value W="8">18446744073709551611</value>
			</rhs>
			<rhs>
				<value W="8">10</value>
			</rhs>
			<rhs>
				<value W="8">18446744073709551603</value>
			</rhs>
			<rhs>
				<value W="8">71</value>
			</rhs>
			<rhs>
				<value W="8">18446744073709551604</value>
			</rhs>
			<rhs>
				<value W="8">18446744073709551597</value>
			</rhs>
			<rhs>
				<value W="8">18446744073709551592</value>
			</rhs>
			<rhs>
				<value W="8">102</value>
			</rhs>
			<cond>
				<name>gs_ctrl_do_filter_h5ff402db6d0</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Mul_32Sx8S_32S_4_6</name>
			<dissolved_from>SobelFilter_Mul_32Sx8S_32S_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>31587</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_32Ux32U_32U_4_7_in2</name>
			<async/>
			<module_name>mux_32bx13i0c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>450.6579</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<name>s_reg_7_slice</name>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_122</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<name>s_reg_66</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_out1</name>
			</rhs>
			<rhs>
				<name>o_avg_data</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_60</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_16</name>
					</rhs>
					<lsb>0</lsb>
					<msb>29</msb>
				</bit_select>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_18</name>
					</rhs>
					<lsb>0</lsb>
					<msb>29</msb>
				</bit_select>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_58</name>
					</rhs>
					<lsb>0</lsb>
					<msb>29</msb>
				</bit_select>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_42</name>
					</rhs>
					<lsb>0</lsb>
					<msb>29</msb>
				</bit_select>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_46</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_146</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_66</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl_do_filter_h7fffffffffffe</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_32Ux32U_32U_4_7_in1</name>
			<async/>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0615</controller_delay>
			<rhs>
				<name>SobelFilter_Mul_32Sx8S_32S_4_6_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Minus_32S_32S_4_8_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_122</name>
			</rhs>
			<rhs>
				<name>o_avg_data</name>
			</rhs>
			<cond>
				<name>gs_ctrl_do_filter_h7fffffffffffe0</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_32Ux32U_32U_4_7</name>
			<dissolved_from>SobelFilter_Add_32Ux32U_32U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_in2</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_32Ux32U_32U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>31430</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Minus_32S_32S_4_8_in1</name>
			<async/>
			<module_name>mux_32bx16i0c</module_name>
			<number_inputs>16</number_inputs>
			<mux_area>555.3510</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.0945</controller_delay>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Minus_32S_32S_4_8_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_4</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<rhs>
				<name>s_reg_24</name>
			</rhs>
			<rhs>
				<name>s_reg_30</name>
			</rhs>
			<rhs>
				<name>s_reg_36</name>
			</rhs>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_55</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_5</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_8</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<rhs>
				<name>s_reg_57</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_48</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_51</name>
					</rhs>
					<lsb>0</lsb>
					<msb>30</msb>
				</bit_select>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<name>s_reg_53</name>
			</rhs>
			<cond>
				<name>gs_ctrl_do_filter_h2e0000e924924</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Minus_32S_32S_4_8</name>
			<dissolved_from>SobelFilter_Minus_32S_32S_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Minus_32S_32S_4_8_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Minus_32S_32S_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>32367</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="6">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>19980</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_6bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>16.2986</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.1331</controller_delay>
			<rhs>
				<value W="6">1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value W="6">1</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_do_filter_h5ff416db6d8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="5">0</value>
				</rhs>
			</reset>
			<module_name>mux_5bx27i27c</module_name>
			<number_inputs>27</number_inputs>
			<mux_area>122.1953</mux_area>
			<mux_delay>0.2104</mux_delay>
			<control_delay>0.2104</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>gs_ctrl_do_filter_h5ff416db6d8</name>
			</lhs>
			<rhs>
				<value W="5">0</value>
			</rhs>
			<rhs>
				<value W="5">1</value>
			</rhs>
			<rhs>
				<value W="5">2</value>
			</rhs>
			<rhs>
				<value W="5">3</value>
			</rhs>
			<rhs>
				<value W="5">4</value>
			</rhs>
			<rhs>
				<value W="5">5</value>
			</rhs>
			<rhs>
				<value W="5">6</value>
			</rhs>
			<rhs>
				<value W="5">7</value>
			</rhs>
			<rhs>
				<value W="5">8</value>
			</rhs>
			<rhs>
				<value W="5">9</value>
			</rhs>
			<rhs>
				<value W="5">10</value>
			</rhs>
			<rhs>
				<value W="5">11</value>
			</rhs>
			<rhs>
				<value W="5">12</value>
			</rhs>
			<rhs>
				<value W="5">13</value>
			</rhs>
			<rhs>
				<value W="5">14</value>
			</rhs>
			<rhs>
				<value W="5">15</value>
			</rhs>
			<rhs>
				<value W="5">16</value>
			</rhs>
			<rhs>
				<value W="5">17</value>
			</rhs>
			<rhs>
				<value W="5">18</value>
			</rhs>
			<rhs>
				<value W="5">19</value>
			</rhs>
			<rhs>
				<value W="5">20</value>
			</rhs>
			<rhs>
				<value W="5">21</value>
			</rhs>
			<rhs>
				<value W="5">22</value>
			</rhs>
			<rhs>
				<value W="5">23</value>
			</rhs>
			<rhs>
				<value W="5">24</value>
			</rhs>
			<rhs>
				<value W="5">25</value>
			</rhs>
			<rhs>
				<value W="5">26</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_do_filter_h5ff402db6d0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx11i11c</module_name>
			<number_inputs>11</number_inputs>
			<mux_area>40.8067</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>gs_ctrl_do_filter_h5ff402db6d0</name>
			</lhs>
			<rhs>
				<value W="4">0</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">10</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_do_filter_h7fffffffffffe</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx13i13c</module_name>
			<number_inputs>13</number_inputs>
			<mux_area>48.2848</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>gs_ctrl_do_filter_h7fffffffffffe</name>
			</lhs>
			<rhs>
				<value W="4">0</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">10</value>
			</rhs>
			<rhs>
				<value W="4">11</value>
			</rhs>
			<rhs>
				<value W="4">12</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_do_filter_h7fffffffffffe0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>gs_ctrl_do_filter_h7fffffffffffe0</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl_do_filter_h2e0000e924924</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx16i16c</module_name>
			<number_inputs>16</number_inputs>
			<mux_area>59.5019</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.1331</controller_delay>
			<lhs>
				<name>gs_ctrl_do_filter_h2e0000e924924</name>
			</lhs>
			<rhs>
				<value W="4">0</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">10</value>
			</rhs>
			<rhs>
				<value W="4">11</value>
			</rhs>
			<rhs>
				<value W="4">12</value>
			</rhs>
			<rhs>
				<value W="4">13</value>
			</rhs>
			<rhs>
				<value W="4">14</value>
			</rhs>
			<rhs>
				<value W="4">15</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>16457</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_102_out1</name>
					</rhs>
					<lsb>2</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_gen_busy_r_4_102_p7</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_102_gnew_req</name>
				<name>SobelFilter_gen_busy_r_4_102_gdiv</name>
				<name>SobelFilter_gen_busy_r_4_102_i_rgb_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_102_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>29487</source_loc>
			<thread>i_rgb_gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_102_p6</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_102_gdiv</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_102_i_rgb_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25301</source_loc>
			<thread>i_rgb_gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_102_p5</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_102_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_102_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25289</source_loc>
			<thread>i_rgb_gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_102_p4</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_102_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>25258</source_loc>
			<thread>i_rgb_gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_N_Muxb_1_2_0_4_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>25017</source_loc>
			<thread>i_rgb_gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_N_Muxb_1_2_0_4_4</name>
			<dissolved_from>SobelFilter_N_Muxb_1_2_0_4_4</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_N_Muxb_1_2_0_4_4_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>33766</source_loc>
			<thread>i_rgb_gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_avg_vld</name>
			<lhs>
				<name>o_avg_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_avg_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>23070</source_loc>
			<thread>o_avg_gen_vld</thread>
		</thread>
		<thread>
			<name>drive_o_avg_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>o_avg_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_100_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>22911</source_loc>
			<thread>o_avg_gen_unacked_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_100</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_100</dissolved_from>
			<async/>
			<rhs>
				<name>o_avg_vld</name>
			</rhs>
			<rhs>
				<name>o_avg_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_100_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>24298</source_loc>
			<thread>o_avg_gen_stalling</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_avg_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_avg_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>22390</source_loc>
			<thread>o_avg_m_req_gen_active</thread>
		</thread>
		<thread>
			<name>drive_o_avg_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<delay>0.0000</delay>
			<lhs>
				<name>o_avg_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_avg_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>22196</source_loc>
			<thread>o_avg_m_req_gen_prev_trig_reg</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_avg_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>21570</source_loc>
			<thread>o_avg_m_req_gen_next_trig_reg</thread>
		</thread>
		<source_loc>
			<id>22551</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22148,22151,22153,22156,22158,22161,22163,22166,22168,22171,22173,22178,22181,22184,22186,22197,22250,22253,22255,22257,22259,22261,22263,22265,22267,22269,22272</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Mul_32Sx8S_32S_4</module_name>
			<name>SobelFilter_Mul_32Sx8S_32S_4_6</name>
			<instance_name>SobelFilter_Mul_32Sx8S_32S_4_6</instance_name>
			<source_loc>22551</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Mul_32Sx8S_32S_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22140,22141,22142,22143,22144,22145,22146,22147,22236,22237,22238,22239,22240,22241,22242,22243</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Minus_32S_32S_4</module_name>
			<name>SobelFilter_Minus_32S_32S_4_8</name>
			<instance_name>SobelFilter_Minus_32S_32S_4_8</instance_name>
			<source_loc>22552</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Minus_32S_32S_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22553</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22527,22344,22345,22528,22346,22347,22529,22348,22349,22530,22353,22354,22531,22355,22356,22532,22357,22358,22533,22359,22360,22534,22361,22362,22536,22299,22300,22301,22302,22303,22304,22305,22306,22307,22308,22309,22310,22311,22312,22313,22314,22315,22316,22321,22322,22323,22324,22325,22326,22365,22280</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_32Ux32U_32U_4</module_name>
			<name>SobelFilter_Add_32Ux32U_32U_4_7</name>
			<instance_name>SobelFilter_Add_32Ux32U_32U_4_7</instance_name>
			<source_loc>22553</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_32Ux32U_32U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21721</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21713</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_N_Muxb_1_2_0_4</module_name>
			<name>SobelFilter_N_Muxb_1_2_0_4_4</name>
			<instance_name>SobelFilter_N_Muxb_1_2_0_4_4</instance_name>
			<source_loc>21721</source_loc>
			<thread>i_rgb_gen_unvalidated_req</thread>
			<dissolved_to>SobelFilter_N_Muxb_1_2_0_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22979</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_100</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_100</instance_name>
			<source_loc>22983</source_loc>
			<thread>o_avg_gen_stalling</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_100</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21681</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21677</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>21681</source_loc>
			<thread>o_avg_m_req_gen_active</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21697</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<source_loc>21699</source_loc>
			<thread>o_avg_m_req_gen_next_trig_reg</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21690</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21688</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>21690</source_loc>
			<thread>o_avg_gen_vld</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23024</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<name>SobelFilter_gen_busy_r_4_102</name>
			<instance_name>SobelFilter_gen_busy_r_4_102</instance_name>
			<source_loc>23034</source_loc>
			<thread>i_rgb_gen_busy</thread>
			<dissolved_to>SobelFilter_gen_busy_r_4_102_p7</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_102_p6</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_102_p5</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_102_p4</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 9 warnings, area=21514, bits=1917</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>847</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90177</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1178</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2990</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>137</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>137</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>113</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>48</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>65</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>33</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>88</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>38</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>35</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2973</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>2974</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>3009</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>11</count>
		</message_count>
	</message_counts>
	<end_time>Wed May 31 05:31:18 2023</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>3</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>15</real_time>
			<cpu_time>6</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>15</real_time>
			<cpu_time>6</cpu_time>
		</phase>
	</timers>
	<footprint>704400</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
