(* HartSKpt.v -- the SHARED KERNEL TABLE, reached one node at a time.

   [SRegime.sr_absorb] opens [kptN] ONCE around a whole [translateAddr] and
   hands back the finished translation.  That shape is unavailable at the
   [swp] layer for a structural reason: a translation there spans many nodes,
   another hart steps between them, and no fupd survives a node boundary.

   So the invariant is opened PER READ NODE instead -- and it closes again
   before the node's own mask shift, because everything the walk needs out of
   it is PURE ([pt_slot_mem] is a fact about [σ.(mem)], not a resource).  The
   whole seam is therefore an open/extract/close with nothing held across.

   WHAT THAT COSTS, and it is the one real semantic difference: the three
   PTE reads now happen at three SEPARATE openings, so they see three
   possibly-different live trees.  [kpt_lb] + [kpt_lb_agree] reconcile them
   only up to [ptree_canon], and [PtTree.ptree_maps_canon] is exact on the
   two upper levels but canonicalises the LEAF.  So:

     - the level-2 and level-1 PTEs are pinned across openings;
     - the LEAF's A/D BITS ARE NOT.  Another hart may set them between this
       walk's reads.

   That is not a gap in the reconciliation, it is the machine.  The
   PERMISSION check tolerates it -- [KptShare.tlb_res_pt_translateAddr_at]'s
   premise is [forall (a d : mword 1) …, pte_check_ok … (pte_set_ad … a d)],
   already A/D-quantified because the exec walk could not pin them either.
   The READ and the write-back condition do NOT tolerate it; both are
   answered by reading the leaf at a PREDICATE rather than at a value
   ([HartSTrans]'s [_ex] rules), which is what [swp_translate_kpt] does. *)
From Stdlib Require Import ZArith Bool Lia.
From stdpp Require Import gmap relations bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import gen_heap ghost_map ghost_var invariants.
From iris.program_logic Require Import language weakestpre.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins
        SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values
        SailStdpp.MachineWord.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import RiscvModelBytes RiscvLang RiscvPtsto RiscvExec RiscvExtras
        RiscvFetchExec.
Require Import SmodePte PtAdBits Pt4kWalk PtTree PtTreeAdue KptPt KMap KptTree.
Require Import KptGoodb.
Require Import KptGhost KptShare.
Require Import HartSwp HartLift HartSpan HartMStore.
Require Import WpDecodeBridge.
Require Import CommonWalk HartSTrans.
Require Import TsoMemPa TsoGhost HartMFetch.  (* A6.55: [pwmsg]/[agent],
   [view_lb], [fobl_ram]/[fobl_ram_ex] -- the pin's read path names all three *)
Require Import TsoCtx.
Require Import CtxValues.
Local Open Scope Z_scope.

(* ===================================================================== *)
(* THE A/D-PRESET LEAF NEEDS NO WRITE-BACK.                              *)
(*                                                                       *)
(* [kperm_flags pc] IS [kperm_flags_ad pc (true, true)] -- the two real   *)
(* kvmmake flag bytes 0xCB / 0xC7 -- so A and D are both set and          *)
(* [update_PTE_Bits] declines for EVERY access kind.  This is the fact    *)
(* KptTree §2c names -- no write-back is needed exactly when A (and D,    *)
(* for stores) is already set in the variant -- and leaves unproved; it   *)
(* is what the walk's no-write-back arms need, and it is the ONLY A/D     *)
(* shape for which they hold: see the note at the end of this file.       *)
(* ===================================================================== *)
Lemma kpt_noupd (ppn : mword 44) (pc : kperm)
    (acc : MemoryAccessType mem_payload) :
  update_PTE_Bits (mk_pte ppn (kperm_flags pc) : mword 64) acc = None.
Proof.
  unfold update_PTE_Bits. cbv zeta.
  rewrite (mk_pte_flags ppn (kperm_flags pc)
             (kperm_flags_ad_bound pc (true, true))).
  assert (HD : eq_vec (_get_PTE_Flags_D
                 (Mk_PTE_Flags (mword_of_int (kperm_flags pc) : mword 8)))
                 ('b"0") = false)
    by (destruct pc; vm_compute; reflexivity).
  assert (HA : eq_vec (_get_PTE_Flags_A
                 (Mk_PTE_Flags (mword_of_int (kperm_flags pc) : mword 8)))
                 ('b"0") = false)
    by (destruct pc; vm_compute; reflexivity).
  rewrite HD HA. cbn [andb orb]. reflexivity.
Qed.

(* the same, as the A/D VARIANT the tree layer actually speaks of *)
Lemma kpt_noupd_variant (ppn : mword 44) (pc : kperm) (a d : mword 1)
    (acc : MemoryAccessType mem_payload) :
  eq_vec a ('b"1") = true -> eq_vec d ('b"1") = true ->
  update_PTE_Bits
    (pte_set_ad (mk_pte ppn (kperm_flags pc)) a d : mword 64) acc = None.
Proof.
  intros Ha Hd.
  rewrite kperm_set_ad_leaf. unfold ad_of. rewrite Ha Hd.
  apply kpt_noupd.
Qed.

Section kptnode.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  (* THE RECONCILIATION, pure: a live tree canonically equal to the snapshot
     maps the same vpn through the same two upper PTEs, and through a leaf
     that agrees with the snapshot's leaf up to [pte_canon] (i.e. up to A/D). *)
  Lemma kpt_maps_across (t0 t' : ptree) (vpn : mword 27) (p2 p1 p0 : mword 64) :
    ptree_canon t0 = ptree_canon t' ->
    ptree_maps t0 vpn p2 p1 p0 ->
    exists q0, ptree_maps t' vpn p2 p1 q0 /\ pte_canon q0 = pte_canon p0.
  Proof using .
    intros Hcan Hmaps.
    pose proof (ptree_maps_canon t0 vpn p2 p1 p0 Hmaps) as Hc0.
    rewrite Hcan in Hc0.
    destruct (ptree_maps_canon_inv t' vpn p2 p1 _ Hc0) as (q0 & Hm' & Heq).
    exists q0. split; [exact Hm' | symmetry; exact Heq].
  Qed.

  (* ---------------------------------------------------------------- *)
  (* THE PIN'S PAYER AT THE INTERP SEAM (A6.55).                        *)
  (*                                                                    *)
  (* A6.36 put the walk's PTE read on the PLAIN arm, so what a node owes *)
  (* is no longer a fact about the FLAT cache ([read_bytes σ.(mem)]) but *)
  (* [HartMFetch.fobl_ram] -- the value at every view the machine may     *)
  (* advance the reader to.  This is the bridge, run exactly as          *)
  (* [HartMFetch.fobl_ram_text] runs it ([tso_interp_of_pin] +           *)
  (* [tso_interp_of_at_gs] at [gs_of]), off the slot's PINNED ledger word *)
  (* and the hart's [view_lb] at the pin's bound.                        *)
  (* ---------------------------------------------------------------- *)
  Lemma kpt_slot_bytes_pin (img mem : TsoMemPa.bytemap) (log : list TsoMemPa.pwmsg)
      (V : TsoMemPa.agent -> nat) (tv B : nat) (rs : regstate) (d : dev_state)
      (a : Arch.pa) (w : mword 64) :
    V (hart_agent cpu_id) = tv ->
    tso_interp_of riscv_eraGS img mem log V -∗
    CtxValues.cv_boot_cred B -∗
    pt_slot_own (KTier B) a (DfracOwn 1) w -∗
    ⌜forall tv' : nat, (tv <= tv')%nat -> forall j : nat, (j < 8)%nat ->
       exists b, tso_read img log (hart_agent cpu_id) tv' (pa_add a j) = Some b
                 /\ b ∈ pte_slot_set w j⌝ ∗
    tso_interp_of riscv_eraGS img mem log V ∗
    pt_slot_own (KTier B) a (DfracOwn 1) w.
  Proof using .
    intros Htv. iIntros "Htso #Hlb Hs".
    iDestruct (tso_interp_of_pin with "Htso") as %Hpin.
    iEval (rewrite (pt_slot_own_None B) /kpt_slot_pin) in "Hs".
    iDestruct "Hs" as "[%Hal Hb]".
    rewrite (tso_interp_of_at_gs riscv_eraGS img mem log V rs d Hpin).
    iDestruct (CtxValues.cv_slot_read_ok
                 (gs_of img mem log V rs d) a (DfracOwn 1)
                 (fun j => nth_byte w j) 8 B (pte_slot_set w)
                 with "Htso Hlb Hb") as %Hok.
    rewrite -(tso_interp_of_at_gs riscv_eraGS img mem log V rs d Hpin).
    iFrame "Htso".
    iSplitR.
    { iPureIntro. intros tv' Hlo j Hj.
      exact (Hok tv' ltac:(cbn; rewrite Htv; exact Hlo) j Hj). }
    rewrite (pt_slot_own_None B) /kpt_slot_pin.
    iSplitR; [by iPureIntro |]. iExact "Hb".
  Qed.

  (* the byte-set conclusion, reassembled into a WORD.  At an INTERIOR slot
     every set is a singleton and the word is EXACT ([pte_slot_set_exact],
     off [ptree_maps]' own [pte_ptr]); at the LEAF it is canon-equal
     ([pte_slot_set_canon], i.e. tso-pin-memo §5.5's reassembly). *)
  (* the byte-set conclusion, reassembled into a WORD.  At an INTERIOR slot
     every set is a singleton and the word is EXACT ([pte_slot_set_nonleaf_sing],
     available off [ptree_maps]' own [pte_ptr] conjunct) -- which is
     tso-pin-memo §5.5's claim for levels 2 and 1, RESTORED (A6.55); at the
     LEAF it is canon-equal, which is §5.5's reassembly. *)
  Lemma fobl_of_sets (img : TsoMemPa.bytemap) (log : list TsoMemPa.pwmsg)
      (tv : nat) (a : Arch.pa) (w : mword 64) :
    (forall tv' : nat, (tv <= tv')%nat -> forall j : nat, (j < 8)%nat ->
       exists b, tso_read img log (hart_agent cpu_id) tv' (pa_add a j) = Some b
                 /\ b ∈ pte_slot_set w j) ->
    pte_nonleafb w = true ->
    fobl_ram img log tv a 8 w.
  Proof using .
    intros Hok Hnl tv' Hlo _ j Hj.
    destruct (Hok tv' Hlo j ltac:(lia)) as (b & Hr & Hs).
    rewrite (pte_slot_set_nonleaf_sing w j Hnl) in Hs.
    apply TsoMemPa.elem_of_byteset_sing in Hs. by rewrite Hr Hs.
  Qed.

  Lemma fobl_ex_of_sets (img : TsoMemPa.bytemap) (log : list TsoMemPa.pwmsg)
      (tv : nat) (a : Arch.pa) (w : mword 64) :
    (forall tv' : nat, (tv <= tv')%nat -> forall j : nat, (j < 8)%nat ->
       exists b, tso_read img log (hart_agent cpu_id) tv' (pa_add a j) = Some b
                 /\ b ∈ pte_slot_set w j) ->
    fobl_ram_ex img log tv a 8
      (fun w' : mword 64 => pte_canon w' = pte_canon w).
  Proof using .
    intros Hok tv' Hlo _.
    destruct (Hok tv' Hlo 0%nat ltac:(lia)) as (b0 & Hr0 & Hs0).
    destruct (Hok tv' Hlo 1%nat ltac:(lia)) as (b1 & Hr1 & Hs1).
    destruct (Hok tv' Hlo 2%nat ltac:(lia)) as (b2 & Hr2 & Hs2).
    destruct (Hok tv' Hlo 3%nat ltac:(lia)) as (b3 & Hr3 & Hs3).
    destruct (Hok tv' Hlo 4%nat ltac:(lia)) as (b4 & Hr4 & Hs4).
    destruct (Hok tv' Hlo 5%nat ltac:(lia)) as (b5 & Hr5 & Hs5).
    destruct (Hok tv' Hlo 6%nat ltac:(lia)) as (b6 & Hr6 & Hs6).
    destruct (Hok tv' Hlo 7%nat ltac:(lia)) as (b7 & Hr7 & Hs7).
    set (bs := [b0;b1;b2;b3;b4;b5;b6;b7]).
    set (w' := Z_to_bv 64 (assemble_bytes bs) : mword 64).
    assert (Hnb : forall j : nat, (j < 8)%nat -> nth_byte w' j = bs !!! j)
      by (intros j Hj; apply nth_byte_assemble8; [reflexivity | lia]).
    exists w'. split.
    - intros j Hj. assert (Hj8 : (j < 8)%nat) by lia.
      rewrite (Hnb j Hj8).
      destruct j as [|[|[|[|[|[|[|[|k]]]]]]]]; try lia; subst bs; cbn;
        [ exact Hr0 | exact Hr1 | exact Hr2 | exact Hr3
        | exact Hr4 | exact Hr5 | exact Hr6 | exact Hr7 ].
    - apply pte_slot_set_canon. intros j Hj. rewrite (Hnb j Hj).
      destruct j as [|[|[|[|[|[|[|[|k]]]]]]]]; try lia; subst bs; cbn;
        [ exact Hs0 | exact Hs1 | exact Hs2 | exact Hs3
        | exact Hs4 | exact Hs5 | exact Hs6 | exact Hs7 ].
  Qed.

  (* ONE OPENING: the three slots of [vpn]'s path as pure memory facts about
     [σ], with the invariant closed again before returning.  Used once per
     read node; nothing is held across. *)
  Lemma kpt_open_slots (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) (σ : mstate) (E : coPset) :
    ↑kptN ⊆ E ->
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗ gen_heap_interp σ.(mem) ={E}=∗
      (∃ q0 : mword 64,
         ⌜ pt_slot_mem σ (pt_addr2 t0 vpn) p2 /\
           pt_slot_mem σ (pt_addr1 p2 vpn) p1 /\
           pt_slot_mem σ (pt_addr0 p1 vpn) q0 /\
           pte_canon q0 = pte_canon p0 ⌝) ∗
      gen_heap_interp σ.(mem).
  Proof using .
    intros HE Hmaps. iIntros "#Hlb0 #Hkinv Hgh".
    iMod (inv_acc E kptN with "Hkinv") as "[>Hbody Hclose]"; [ exact HE | ].
    iEval (rewrite /kpt_body) in "Hbody".
    iDestruct "Hbody" as (t M B) "(Ht & #Hlbt & #Hbd & HM & %Hspec)".
    iDestruct (kpt_lb_agree t0 t with "Hlb0 Hlbt") as %Hcan.
    destruct (kpt_maps_across t0 t vpn p2 p1 p0 Hcan Hmaps) as (q0 & Hm' & Hq).
    iDestruct (ptree_own_path_mem_at (KTier B) σ (DfracOwn 1) t vpn p2 p1 q0 Hm'
                 with "Hgh Ht") as %(H2 & H1 & H0).
    (* the addresses are the SNAPSHOT's, and they agree: [ptree_canon]
       preserves [pt_base], so the roots coincide. *)
    assert (Hbase : pt_base t0 = pt_base t).
    { change (pt_base (ptree_canon t0) = pt_base (ptree_canon t)).
      rewrite Hcan. reflexivity. }
    iMod ("Hclose" with "[Ht HM]") as "_".
    { iNext. iExists t, M, B. iFrame "Ht HM Hlbt Hbd". iPureIntro. exact Hspec. }
    iModIntro. iFrame "Hgh". iExists q0. iPureIntro.
    unfold pt_addr2. rewrite Hbase.
    split; [exact H2 |]. split; [exact H1 |]. split; [exact H0 | exact Hq].
  Qed.

  (* [pt_slot_mem] is exactly the per-byte form [read_bytes_of_bytes] wants. *)
  Lemma read_bytes_of_slot (σ : mstate) (a w : mword 64) :
    pt_slot_mem σ a w -> read_bytes σ.(mem) a 8 = Some w.
  Proof using .
    intros (Hbytes & _ & _ & _). exact (read_bytes_of_bytes σ.(mem) a 8 w Hbytes).
  Qed.

  (* ---------------------------------------------------------------- *)
  (* THE PATH'S THREE OBLIGATIONS, off ONE opening (A6.55).             *)
  (* ---------------------------------------------------------------- *)
  Lemma kpt_path_obl (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) (B : nat)
      (img mem : TsoMemPa.bytemap) (log : list TsoMemPa.pwmsg) (V : TsoMemPa.agent -> nat)
      (tv : nat) (rs : regstate) (d : dev_state) (E : coPset) :
    ↑kptN ⊆ E ->
    V (hart_agent cpu_id) = tv ->
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_bound B -∗
    CtxValues.cv_boot_cred B -∗
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    tso_interp_of riscv_eraGS img mem log V ={E}=∗
      ⌜fobl_ram img log tv (pt_addr2 t0 vpn) 8 p2⌝ ∗
      ⌜fobl_ram img log tv (pt_addr1 p2 vpn) 8 p1⌝ ∗
      ⌜fobl_ram_ex img log tv (pt_addr0 p1 vpn) 8
         (fun w => pte_canon w = pte_canon p0)⌝ ∗
      tso_interp_of riscv_eraGS img mem log V.
  Proof using .
    intros HE Htv Hmaps. iIntros "#Hbd #Hvlb #Hlb0 #Hkinv Htso".
    iMod (inv_acc E kptN with "Hkinv") as "[>Hbody Hclose]"; [ exact HE | ].
    iEval (rewrite /kpt_body) in "Hbody".
    iDestruct "Hbody" as (t M B') "(Ht & #Hlbt & #Hbd' & HM & %Hspec)".
    iDestruct (kpt_bound_agree B B' with "Hbd Hbd'") as %<-.
    iDestruct (kpt_lb_agree t0 t with "Hlb0 Hlbt") as %Hcan.
    destruct (kpt_maps_across t0 t vpn p2 p1 p0 Hcan Hmaps) as (q0 & Hm' & Hq).
    assert (Hbase : pt_base t0 = pt_base t).
    { change (pt_base (ptree_canon t0) = pt_base (ptree_canon t)).
      rewrite Hcan. reflexivity. }
    (* the two INTERIOR slots are [pte_ptr] by [ptree_maps]' own conjuncts,
       which is what makes their reads EXACT (A6.55) *)
    assert (Hptr : pte_ptr p2 /\ pte_ptr p1).
    { destruct Hm' as (c1 & c0 & _ & _ & _ & _ & _ & _ & _ & _ & Hx & _ & Hy & _).
      split; assumption. }
    destruct Hptr as (Hn2 & Hn1).
    iDestruct (ptree_own_path_ro_at (KTier B) (DfracOwn 1) t vpn p2 p1 q0 Hm'
                 with "Ht") as "(Hs2 & Hs1 & Hs0 & Hback)".
    iDestruct (kpt_slot_bytes_pin img mem log V tv B rs d _ p2 Htv
                 with "Htso Hvlb Hs2") as "(%Hok2 & Htso & Hs2)".
    iDestruct (kpt_slot_bytes_pin img mem log V tv B rs d _ p1 Htv
                 with "Htso Hvlb Hs1") as "(%Hok1 & Htso & Hs1)".
    iDestruct (kpt_slot_bytes_pin img mem log V tv B rs d _ q0 Htv
                 with "Htso Hvlb Hs0") as "(%Hok0 & Htso & Hs0)".
    iDestruct ("Hback" with "Hs2 Hs1 Hs0") as "Ht".
    iMod ("Hclose" with "[Ht HM]") as "_".
    { iNext. iExists t, M, B. iFrame "Ht HM Hlbt Hbd'". iPureIntro. exact Hspec. }
    iModIntro. iFrame "Htso". iPureIntro. split_and!.
    - unfold pt_addr2. rewrite Hbase.
      exact (fobl_of_sets img log tv (pt_addr2 t vpn) p2 Hok2 Hn2).
    - exact (fobl_of_sets img log tv (pt_addr1 p2 vpn) p1 Hok1 Hn1).
    - rewrite <- Hq.
      exact (fobl_ex_of_sets img log tv (pt_addr0 p1 vpn) q0 Hok0).
  Qed.

  (* the three obligations at the shape [PtTreeAdue]'s post-overruling read
     lemmas take (A6.36: the walk's PTE read is on the PLAIN arm) *)
  Definition kpt_obl (a : Arch.pa) (w : mword 64) : iProp Σ :=
    (∀ σ img log tv V,
       ⌜V (hart_agent cpu_id) = tv⌝ -∗ mstate_interp σ -∗
       tso_interp_of riscv_eraGS img σ.(mem) log V ={⊤,∅}=∗
       ⌜fobl_ram img log tv a 8 w⌝ ∗
       ▷ (|={∅,⊤}=> mstate_interp σ ∗
            tso_interp_of riscv_eraGS img σ.(mem) log V))%I.

  Definition kpt_obl_ex (a : Arch.pa) (P : mword 64 -> Prop) : iProp Σ :=
    (∀ σ img log tv V,
       ⌜V (hart_agent cpu_id) = tv⌝ -∗ mstate_interp σ -∗
       tso_interp_of riscv_eraGS img σ.(mem) log V ={⊤,∅}=∗
       ⌜fobl_ram_ex img log tv a 8 P⌝ ∗
       ▷ (|={∅,⊤}=> mstate_interp σ ∗
            tso_interp_of riscv_eraGS img σ.(mem) log V))%I.

  Lemma kpt_pte2_obl (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) (B : nat) :
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_bound B -∗
    CtxValues.cv_boot_cred B -∗
    kpt_lb t0 -∗ kpt_inv root_ppn -∗ kpt_obl (pt_addr2 t0 vpn) p2.
  Proof using .
    intros Hmaps. rewrite /kpt_obl.
    iIntros "#Hbd #Hvlb #Hlb0 #Hkinv" (σ img log tv V) "%Htv Hσ Htso".
    iMod (kpt_path_obl root_ppn t0 vpn p2 p1 p0 B img σ.(mem) log V tv
            σ.(sregs) σ.(mdev) ⊤ ltac:(solve_ndisj) Htv Hmaps
            with "Hbd Hvlb Hlb0 Hkinv Htso") as "(%H2 & _ & _ & Htso)".
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback"; [ set_solver | ].
    iModIntro. iSplitR; [done|].
    iNext. iMod "Hback" as "_". iModIntro. iFrame "Hσ Htso".
  Qed.

  Lemma kpt_pte1_obl (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) (B : nat) :
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_bound B -∗
    CtxValues.cv_boot_cred B -∗
    kpt_lb t0 -∗ kpt_inv root_ppn -∗ kpt_obl (pt_addr1 p2 vpn) p1.
  Proof using .
    intros Hmaps. rewrite /kpt_obl.
    iIntros "#Hbd #Hvlb #Hlb0 #Hkinv" (σ img log tv V) "%Htv Hσ Htso".
    iMod (kpt_path_obl root_ppn t0 vpn p2 p1 p0 B img σ.(mem) log V tv
            σ.(sregs) σ.(mdev) ⊤ ltac:(solve_ndisj) Htv Hmaps
            with "Hbd Hvlb Hlb0 Hkinv Htso") as "(_ & %H1 & _ & Htso)".
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback"; [ set_solver | ].
    iModIntro. iSplitR; [done|].
    iNext. iMod "Hback" as "_". iModIntro. iFrame "Hσ Htso".
  Qed.

  Lemma kpt_leaf_obl (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 leaf0 : mword 64) (a0 d0 : mword 1) (B : nat) :
    ptree_maps t0 vpn p2 p1 (pte_set_ad leaf0 a0 d0) ->
    kpt_bound B -∗
    CtxValues.cv_boot_cred B -∗
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    kpt_obl_ex (pt_addr0 p1 vpn) (fun w => pte_canon w = pte_canon leaf0).
  Proof using .
    intros Hmaps. rewrite /kpt_obl_ex.
    iIntros "#Hbd #Hvlb #Hlb0 #Hkinv" (σ img log tv V) "%Htv Hσ Htso".
    iMod (kpt_path_obl root_ppn t0 vpn p2 p1 _ B img σ.(mem) log V tv
            σ.(sregs) σ.(mdev) ⊤ ltac:(solve_ndisj) Htv Hmaps
            with "Hbd Hvlb Hlb0 Hkinv Htso") as "(_ & _ & %H0 & Htso)".
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback"; [ set_solver | ].
    iModIntro. iSplitR.
    { iPureIntro. revert H0. rewrite pte_canon_set_ad. done. }
    iNext. iMod "Hback" as "_". iModIntro. iFrame "Hσ Htso".
  Qed.

  (* THE READ NODE, for a slot whose value is PINNED across openings -- i.e.
     levels 2 and 1, which [ptree_maps_canon] preserves exactly.  The
     selector premise says which of the path's three slots this is; it is
     [tauto] at both call sites. *)
  Lemma kpt_slot_node (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) (a w : mword 64) :
    ptree_maps t0 vpn p2 p1 p0 ->
    (forall σ q0,
       pt_slot_mem σ (pt_addr2 t0 vpn) p2 ->
       pt_slot_mem σ (pt_addr1 p2 vpn) p1 ->
       pt_slot_mem σ (pt_addr0 p1 vpn) q0 ->
       pte_canon q0 = pte_canon p0 ->
       pt_slot_mem σ a w) ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
        ⌜read_bytes σ.(mem) a 8 = Some w⌝ ∗
        ▷ (|={∅,⊤}=> mstate_interp σ)).
  Proof using .
    intros Hmaps Hsel. iIntros "#Hlb0 #Hkinv" (σ) "(Hreg & Hgh & Hdev)".
    iMod (kpt_open_slots root_ppn t0 vpn p2 p1 p0 σ ⊤ ltac:(solve_ndisj) Hmaps
            with "Hlb0 Hkinv Hgh") as "[%Hslots Hgh]".
    destruct Hslots as (q0 & H2 & H1 & H0 & Hq).
    (* the invariant is already closed: everything taken out of it was pure *)
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback"; [ set_solver | ].
    iModIntro. iSplitR.
    { iPureIntro. exact (read_bytes_of_slot σ a w (Hsel σ q0 H2 H1 H0 Hq)). }
    iNext. iMod "Hback" as "_". iModIntro. iFrame "Hreg Hgh Hdev".
  Qed.

  (* the two PINNED levels *)
  Lemma kpt_pte2_node (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) :
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
        ⌜read_bytes σ.(mem) (pt_addr2 t0 vpn) 8 = Some p2⌝ ∗
        ▷ (|={∅,⊤}=> mstate_interp σ)).
  Proof using .
    intros Hmaps.
    exact (kpt_slot_node root_ppn t0 vpn p2 p1 p0 _ _ Hmaps
             (fun _ _ H2 _ _ _ => H2)).
  Qed.

  Lemma kpt_pte1_node (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) :
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
        ⌜read_bytes σ.(mem) (pt_addr1 p2 vpn) 8 = Some p1⌝ ∗
        ▷ (|={∅,⊤}=> mstate_interp σ)).
  Proof using .
    intros Hmaps.
    exact (kpt_slot_node root_ppn t0 vpn p2 p1 p0 _ _ Hmaps
             (fun _ _ _ H1 _ _ => H1)).
  Qed.

  (* THE LEAF, and it is NOT of the pinned shape.  What comes back is the
     LIVE leaf, which agrees with the snapshot's only up to [pte_canon] --
     another hart may have set A/D between this walk's earlier reads and this
     one.  Stating it any tighter would be false of the machine.

     This is the one place the per-node port changes what a walk lemma can
     say, and it is why [CommonWalk.swp_translate_miss]'s leaf obligation has
     to be relaxed from a pinned [pte0] to this existential before the walk
     can be assembled.  Its downstream premises are ALREADY A/D-quantified
     (the [forall a d, pte_check_ok … (pte_set_ad … a d)] shape that
     [KptShare.tlb_res_pt_translateAddr_at] takes), so the relaxation costs
     the consumers nothing. *)
  Lemma kpt_leaf_node (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 p0 : mword 64) :
    ptree_maps t0 vpn p2 p1 p0 ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
        (∃ q0 : mword 64,
           ⌜read_bytes σ.(mem) (pt_addr0 p1 vpn) 8 = Some q0⌝ ∗
           ⌜pte_canon q0 = pte_canon p0⌝) ∗
        ▷ (|={∅,⊤}=> mstate_interp σ)).
  Proof using .
    intros Hmaps. iIntros "#Hlb0 #Hkinv" (σ) "(Hreg & Hgh & Hdev)".
    iMod (kpt_open_slots root_ppn t0 vpn p2 p1 p0 σ ⊤ ltac:(solve_ndisj) Hmaps
            with "Hlb0 Hkinv Hgh") as "[%Hslots Hgh]".
    destruct Hslots as (q0 & H2 & H1 & H0 & Hq).
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback"; [ set_solver | ].
    iModIntro. iSplitR.
    { iExists q0. iPureIntro. split; [exact (read_bytes_of_slot σ _ q0 H0) | exact Hq]. }
    iNext. iMod "Hback" as "_". iModIntro. iFrame "Hreg Hgh Hdev".
  Qed.


  (* ================================================================== *)
  (* THE PATH, OFF THE CLAIM.  A walk has to know [p2] and [p1] BEFORE   *)
  (* it starts (they are the walk's own level-1 and level-0 slot         *)
  (* addresses), and it has to know that all three slots are aligned     *)
  (* in-RAM words before it can discharge the read node's PMA/PMP        *)
  (* premises.  All of that is pinned across openings, so it comes out   *)
  (* of ONE fupd, ahead of the walk:                                     *)
  (*                                                                     *)
  (*   - [pt_base t0], [p2] and [p1] are exact ([ptree_maps_canon]);      *)
  (*   - the three addresses' RAM/alignment facts are state-free (they    *)
  (*     fall out of the slot POINTS-TO, not out of [gen_heap_interp]);   *)
  (*   - the LEAF is delivered only as an A/D variant of the claim's      *)
  (*     word, which is all the invariant knows.                         *)
  (* ================================================================== *)

  (* the address-only half of [pt_slot_mem]: what the PTE read node's
     PMA/PMP premises need, and the half that does not mention a state *)
  Definition kpt_addr_ok (a : mword 64) : Prop :=
    addr_is_ram a /\ addr_is_ram (pa_add a 7) /\
    is_aligned_paddr (Physaddr a) 8 = true.

  Lemma kpt_addr_ok_of_slot (σ : mstate) (a w : mword 64) :
    pt_slot_mem σ a w -> kpt_addr_ok a.
  Proof using . intros (_ & H1 & H2 & H3). exact (conj H1 (conj H2 H3)). Qed.

  (* STATE-FREE: the slot's own points-to already carries both ends'
     RAM-ness and the alignment ([slot_mem_of_own] takes the heap only for
     the BYTES).  This is what lets the walk's PMA/PMP premises be settled
     before the first node instead of inside it. *)
  (* A6.27: the KERNEL table's slot is [PtTree]'s [None] tier, and BOTH
     tiers forget to the raw physical word -- which is all this pure fact
     ever wanted of a slot. *)
  Lemma kpt_addr_ok_own (B : nat) (dq : dfrac) (a w : mword 64) :
    pt_slot_own (KTier B) a dq w -∗ ⌜kpt_addr_ok a⌝.
  Proof using .
    iIntros "Hw". iDestruct (pt_slot_own_forget with "Hw") as "Hw".
    iDestruct (phys_word_pointsto_aligned_p with "Hw") as %Hal.
    iDestruct (phys_word_pointsto_bytes with "Hw") as "Hb".
    iAssert (⌜addr_is_ram (pa_add a 0)⌝)%I as %Hr0.
    { iDestruct (big_sepL_lookup _ _ 0%nat 0%nat with "Hb") as "Hb0";
        [rewrite lookup_seq_lt; [reflexivity | lia]|].
      iApply (phys_ram with "Hb0"). }
    iAssert (⌜addr_is_ram (pa_add a 7)⌝)%I as %Hr7.
    { iDestruct (big_sepL_lookup _ _ 7%nat 7%nat with "Hb") as "Hb7";
        [rewrite lookup_seq_lt; [reflexivity | lia]|].
      iApply (phys_ram with "Hb7"). }
    iPureIntro. split; [exact (addr_is_ram_pa0 a Hr0) |].
    split; [exact Hr7 | exact Hal].
  Qed.

  Lemma kpt_path_at (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (ppn : mword 44) (kp : kperm) (E : coPset) :
    ↑kptN ⊆ E ->
    kmap_at vpn ppn kp -∗ kpt_lb t0 -∗ kpt_inv root_ppn ={E}=∗
    ∃ (p2 p1 : mword 64) (a d : mword 1),
      ⌜ pt_base t0 = root_ppn /\
        ptree_maps t0 vpn p2 p1 (pte_set_ad (mk_pte ppn (kperm_flags kp)) a d) /\
        kpt_addr_ok (pt_addr2 t0 vpn) /\
        kpt_addr_ok (pt_addr1 p2 vpn) /\
        kpt_addr_ok (pt_addr0 p1 vpn) ⌝.
  Proof using .
    intros HE. iIntros "#Hat #Hlb0 #Hkinv".
    iMod (inv_acc E kptN with "Hkinv") as "[>Hbody Hclose]"; [ exact HE | ].
    iEval (rewrite /kpt_body) in "Hbody".
    iDestruct "Hbody" as (t M B) "(Ht & #Hlbt & #Hbd & HM & %Hspec)".
    iDestruct (kmap_at_lookup with "HM Hat") as %HMlk.
    iDestruct (kpt_lb_agree t0 t with "Hlb0 Hlbt") as %Hcan.
    pose proof Hspec as Hsp. destruct Hsp as (Hbase & Hall).
    pose proof (Hall vpn) as Hv. rewrite HMlk in Hv.
    destruct Hv as (q2 & q1 & a0 & d0 & Hmaps).
    assert (Hlf : kpt_leaf_pte_of vpn (ppn, kp) = mk_pte ppn (kperm_flags kp))
      by reflexivity.
    rewrite Hlf in Hmaps.
    (* levels 2 and 1 survive the snapshot exactly; the leaf up to A/D *)
    destruct (kpt_maps_across t t0 vpn q2 q1 _ (eq_sym Hcan) Hmaps)
      as (r0 & Hm0 & Hcr).
    destruct (pte_canon_inv _ _ Hcr) as (a1 & d1 & Hr0).
    rewrite pte_set_ad_absorb in Hr0.
    (* the three slots' address facts, off the tree's own points-to *)
    iDestruct (ptree_own_path_ro_at (KTier B) (DfracOwn 1) t vpn q2 q1 _ Hmaps with "Ht")
      as "(Hs2 & Hs1 & Hs0 & Hrest)".
    iDestruct (kpt_addr_ok_own with "Hs2") as %Ha2.
    iDestruct (kpt_addr_ok_own with "Hs1") as %Ha1.
    iDestruct (kpt_addr_ok_own with "Hs0") as %Ha0.
    iDestruct ("Hrest" with "Hs2 Hs1 Hs0") as "Ht".
    assert (Hb0 : pt_base t0 = pt_base t).
    { change (pt_base (ptree_canon t0) = pt_base (ptree_canon t)).
      rewrite Hcan. reflexivity. }
    assert (Hbt0 : pt_base t0 = root_ppn) by (rewrite Hb0; exact Hbase).
    assert (Ha2' : kpt_addr_ok (pt_addr2 t0 vpn))
      by (unfold pt_addr2; rewrite Hb0; exact Ha2).
    iMod ("Hclose" with "[Ht HM]") as "_".
    { iNext. iExists t, M, B. iFrame "Ht HM Hlbt Hbd". iPureIntro. exact Hspec. }
    iModIntro. iExists q2, q1, a1, d1. iPureIntro. rewrite <- Hr0.
    exact (conj Hbt0 (conj Hm0 (conj Ha2' (conj Ha1 Ha0)))).
  Qed.

  (* ================================================================== *)
  (* THE PTE READ NODE AT THE FRAME.  [PtTreeAdue.swp_checked_mem_read_  *)
  (* pte8] wants exactly what [kpt_slot_node] produces (the atomic-step   *)
  (* fupd) plus the slot's PMA/PMP premises, and                          *)
  (* [PtTreeAdue.swp_read_pte_S] wraps [read_pte] around it.  This is the *)
  (* whole glue: feed it [kpt_pte2_node] / [kpt_pte1_node] and it IS the  *)
  (* level-2 / level-1 read obligation [HartSTrans.swp_translate_miss]     *)
  (* takes.  (The LEAF does not fit -- see the note at the end.)          *)
  (* ================================================================== *)

  Lemma kpt_addr_ok_ram (a : mword 64) : kpt_addr_ok a -> pma_ram_access a 8.
  Proof using .
    intros (Hlo & Hhi & _).
    exact (pma_access_ram a 8 7 Hlo Hhi (pma_width_ok 8 eq_refl eq_refl)
             eq_refl eq_refl).
  Qed.

  Lemma kpt_addr_ok_pmp (a paddr0 : mword 64) :
    kpt_addr_ok a ->
    (ram_base + ram_size <= uint paddr0 * 4)%Z ->
    pmpRangeMatch (Z.mul (uint (zeros' 64 : mword 64)) 4) (Z.mul (uint paddr0) 4)
      (uint a) (uint (to_bits 64 8)) = PMP_Match.
  Proof using .
    intros (Hram & Hram7 & _) Hcov.
    assert (Hnw : (uint a + Z.of_nat 7 < 18446744073709551616)%Z).
    { destruct Hram as [_ Hh]. unfold ram_base, ram_size in Hh.
      change (Z.of_nat 7) with 7. lia. }
    assert (Hfit : (uint a + 8 <= ram_base + ram_size)%Z).
    { pose proof (uint_pa_add a 7 Hnw) as Heq.
      destruct Hram7 as [_ Hhi7]. rewrite Heq in Hhi7.
      change (Z.of_nat 7) with 7 in Hhi7.
      unfold ram_base, ram_size in *. lia. }
    apply (ram_pmp_match_w a _ 8);
      [lia | vm_compute; reflexivity | | exact Hfit | exact Hcov].
    destruct Hram as [Hlo _]. exact Hlo.
  Qed.

  Lemma swp_read_pte_kpt (Drw Dro : gset register) (Df : register -> dfrac)
      (rs : regstate) (a w : mword 64) (pmar0 : list PMA_Region)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n) :
    Drw ## Dro ->
    (pma_regions : register) ∈ Drw ∪ Dro ->
    (pmpcfg_n : register) ∈ Drw ∪ Dro ->
    (pmpaddr_n : register) ∈ Drw ∪ Dro ->
    (htif_tohost_base : register) ∈ Drw ∪ Dro ->
    register_lookup htif_tohost_base rs = None ->
    register_lookup pma_regions rs = pmar0 ->
    register_lookup pmpcfg_n rs = pcfg ->
    register_lookup pmpaddr_n rs = paddr ->
    pmpAddrMatchType_encdec_backwards
      (_get_Pmpcfg_ent_A (vec_access_dec pcfg 0)) = TOR ->
    zopz0zKzJ_u (zeros' 64) (vec_access_dec paddr 0) = false ->
    eq_vec (_get_Pmpcfg_ent_R (vec_access_dec pcfg 0)) ('b"1") = true ->
    (ram_base + ram_size <= uint (vec_access_dec paddr 0) * 4)%Z ->
    pma_allows_ram pmar0 ->
    kpt_addr_ok a ->
    gen_cert -∗
    hreg_frame rs Drw -∗
    hreg_frame_ro Df rs Dro -∗
    (* A6.55: the POST-OVERRULING obligation.  The walk's PTE read is on
       the PLAIN arm, so what it owes is [fobl_ram] at the hart's own view
       and the interp bundle rides through -- not a fact about the flat
       cache. *)
    kpt_obl a w -∗
    swp (read_pte (Physaddr a) 8)
      (fun r => ⌜r = Values.Ok w⌝ ∗
                hreg_frame rs Drw ∗ hreg_frame_ro Df rs Dro).
  Proof using .
    intros Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord HR
      Hcov Hallow Hok.
    iIntros "#Hcert Hrw Hro Hmem".
    iApply (swp_read_pte_S Drw Dro Df rs a w with "Hcert Hrw Hro").
    iIntros "Hrw Hro".
    iApply (swp_checked_mem_read_pte8 Drw Dro Df rs a pmar0 pcfg paddr w
              Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord
              (kpt_addr_ok_pmp a (vec_access_dec paddr 0) Hok Hcov)
              HR Hallow (kpt_addr_ok_ram a Hok)
              (proj1 Hok) (proj2 (proj2 Hok))
              with "Hcert Hrw Hro Hmem").
  Qed.

  (* the [tlb] cell's read-after-write, which the tree did not have (only the
     idempotence/collapse laws) and which the landing snapshot needs *)
  Lemma register_lookup_set_tlb (rs : regstate) (v : type_of_register tlb) :
    register_lookup tlb (register_set tlb v rs) = v.
  Proof using .
    destruct rs. unfold register_set, register_lookup. cbn. reflexivity.
  Qed.

  (* the LEAF seam, re-keyed on the CLAIM's word.  [kpt_leaf_node] states the
     variance against the SNAPSHOT's leaf (an A/D variant of the claim's);
     [pte_canon_set_ad] collapses that to the claim's own word, which is the
     predicate every [_ex] lemma above is indexed by. *)
  Lemma kpt_leaf_node_canon (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (p2 p1 leaf0 : mword 64) (a0 d0 : mword 1) :
    ptree_maps t0 vpn p2 p1 (pte_set_ad leaf0 a0 d0) ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (∀ σ, mstate_interp σ ={⊤,∅}=∗
        (∃ w : mword 64, ⌜read_bytes σ.(mem) (pt_addr0 p1 vpn) 8 = Some w⌝ ∗
                         ⌜pte_canon w = pte_canon leaf0⌝) ∗
        ▷ (|={∅,⊤}=> mstate_interp σ)).
  Proof using .
    intros Hmaps. iIntros "#Hlb0 #Hkinv" (σ) "Hσ".
    iPoseProof (kpt_leaf_node root_ppn t0 vpn p2 p1 _ Hmaps with "Hlb0 Hkinv")
      as "H".
    iMod ("H" $! σ with "Hσ") as "[Hex Hcl]".
    iDestruct "Hex" as (w) "[%Hrb %Hc]".
    iModIntro. iFrame "Hcl". iExists w. iPureIntro.
    split; [exact Hrb |]. rewrite Hc. apply pte_canon_set_ad.
  Qed.

  (* ...and the same fact AT [PtTreeAdue.xread_obl_ex], which is the shape
     the walk's [_ex] translate seams take.  A6.30(b): a read moves nothing,
     so the bundle and the view receipt are simply FRAMED -- a PTE read is
     [Read_ttw], RULING 1's flat arm, and owes no ghost step at all.  The
     bundle-FREE form above keeps its own consumer ([swp_read_pte_kpt_ex],
     the leaf read node), which is why this is a wrapper and not a
     restatement. *)
  Lemma kpt_leaf_node_canon_obl (root_ppn : mword 44) (t0 : ptree)
      (vpn : mword 27) (p2 p1 leaf0 : mword 64) (a0 d0 : mword 1) :
    ptree_maps t0 vpn p2 p1 (pte_set_ad leaf0 a0 d0) ->
    kpt_lb t0 -∗ kpt_inv root_ppn -∗
    xread_obl_ex (pt_addr0 p1 vpn) (fun w => pte_canon w = pte_canon leaf0).
  Proof using .
    intros Hmaps. rewrite /xread_obl_ex.
    iIntros "#Hlb0 #Hkinv" (σ img log tv V) "%Htv Hσ Htso".
    iPoseProof (kpt_leaf_node_canon root_ppn t0 vpn p2 p1 leaf0 a0 d0 Hmaps
                  with "Hlb0 Hkinv") as "H".
    iMod ("H" $! σ with "Hσ") as "[Hex Hcl]".
    iModIntro. iSplitL "Hex"; [iExact "Hex" |].
    iNext. iMod "Hcl" as "Hσ". iModIntro. iFrame "Hσ Htso".
  Qed.

  (* the LEAF READ at the frame, predicate-indexed: [swp_read_pte_kpt]'s twin
     over [PtTreeAdue.swp_checked_mem_read_pte8_ex]. *)
  Lemma swp_read_pte_kpt_ex (Drw Dro : gset register) (Df : register -> dfrac)
      (rs : regstate) (a : mword 64) (P : mword 64 -> Prop)
      (pmar0 : list PMA_Region)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n) :
    Drw ## Dro ->
    (pma_regions : register) ∈ Drw ∪ Dro ->
    (pmpcfg_n : register) ∈ Drw ∪ Dro ->
    (pmpaddr_n : register) ∈ Drw ∪ Dro ->
    (htif_tohost_base : register) ∈ Drw ∪ Dro ->
    register_lookup htif_tohost_base rs = None ->
    register_lookup pma_regions rs = pmar0 ->
    register_lookup pmpcfg_n rs = pcfg ->
    register_lookup pmpaddr_n rs = paddr ->
    pmpAddrMatchType_encdec_backwards
      (_get_Pmpcfg_ent_A (vec_access_dec pcfg 0)) = TOR ->
    zopz0zKzJ_u (zeros' 64) (vec_access_dec paddr 0) = false ->
    eq_vec (_get_Pmpcfg_ent_R (vec_access_dec pcfg 0)) ('b"1") = true ->
    (ram_base + ram_size <= uint (vec_access_dec paddr 0) * 4)%Z ->
    pma_allows_ram pmar0 ->
    kpt_addr_ok a ->
    gen_cert -∗
    hreg_frame rs Drw -∗
    hreg_frame_ro Df rs Dro -∗
    kpt_obl_ex a P -∗
    swp (read_pte (Physaddr a) 8)
      (fun r => ∃ w, ⌜r = Values.Ok w⌝ ∗ ⌜P w⌝ ∗
                hreg_frame rs Drw ∗ hreg_frame_ro Df rs Dro).
  Proof using .
    intros Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord HR
      Hcov Hallow Hok.
    iIntros "#Hcert Hrw Hro Hmem".
    iApply (swp_read_pte_S_ex Drw Dro Df rs a P with "Hcert Hrw Hro").
    iIntros "Hrw Hro".
    iApply (swp_checked_mem_read_pte8_ex Drw Dro Df rs a pmar0 pcfg paddr P
              Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord
              (kpt_addr_ok_pmp a (vec_access_dec paddr 0) Hok Hcov)
              HR Hallow (kpt_addr_ok_ram a Hok)
              (proj1 Hok) (proj2 (proj2 Hok))
              with "Hcert Hrw Hro Hmem").
  Qed.

  (* ================================================================== *)
  (* THE WRITE SEAM.  A read seam is PURE -- [pt_slot_mem] is a fact      *)
  (* about [σ.(mem)] -- so it opens and closes the invariant with          *)
  (* nothing held.  A WRITE is not: it must take [ptree_own] out of        *)
  (* [kptN], update the leaf slot, and put a DIFFERENT tree back, all      *)
  (* inside the one node.  What makes that sound is exactly what makes     *)
  (* the exec-side absorption sound: the Svadu write-back only ever sets   *)
  (* A/D, so the CANONICAL table does not move                            *)
  (* ([PtTree.ptree_canon_set_leaf]) -- the snapshot is re-derived by a    *)
  (* rewrite, with no ghost update -- and the mapping spec survives        *)
  (* ([KptTree.kpt_tree_spec_gen_set_leaf]).                               *)
  (*                                                                      *)
  (* The node is told the word MEMORY holds (the conditional-write rule    *)
  (* learns it from the reservation); it does not need it -- the tree's    *)
  (* own [↦ₚ₈] names the live leaf -- but the obligation's shape carries   *)
  (* it, so it is taken and dropped.                                      *)
  (* ================================================================== *)
  Lemma kpt_leaf_write_node (root_ppn : mword 44) (t0 : ptree) (vpn : mword 27)
      (ppn : mword 44) (kp : kperm) (p2 p1 : mword 64) (a0 d0 : mword 1)
      (m0 m0' : mword 64) :
    ptree_maps t0 vpn p2 p1 (pte_set_ad (mk_pte ppn (kperm_flags kp)) a0 d0) ->
    (exists a d : mword 1,
       m0' = pte_set_ad (mk_pte ppn (kperm_flags kp)) a d) ->
    kmap_at vpn ppn kp -∗ kpt_lb t0 -∗ kpt_inv root_ppn -∗
    (* A6.30(b): THE OBLIGATION RECEIVES THE BUNDLE, WHICH IS WHY THE A/D
       WRITE-BACK IS PAYABLE HERE AND NOWHERE ABOVE.  [wpte_obl_at] is a
       CALLBACK -- the walk hands it [tso_interp_of] -- so this seam holds
       the slot AND the bundle at the same instant, which is exactly what
       [TsoCtxStore.ledger_store_ok] needs (the interp's tie relates the flat
       cell to the ledger, so neither moves without the other).  The [exec]
       lane's translation lemmas can only THREAD a payer, because nothing
       above them ever holds the bundle. *)
    wpte_obl_at (pt_addr0 p1 vpn) m0
      (mwrite_req8_con (pt_addr0 p1 vpn) (autocast (T := mword) m0')) True.
  Proof using .
    clear GEN. (* unused; else Rocq counts it as used (asks for Proof using … GEN) *)
    intros Hmaps Hvar.
    rewrite /wpte_obl_at.
    iIntros "#Hat #Hlb0 #Hkinv" (σ img log V) "%Hrb (Hreg & Hgh & Hdev) Htso".
    iMod (inv_acc ⊤ kptN with "Hkinv") as "[>Hbody Hclose]"; [ solve_ndisj | ].
    iEval (rewrite /kpt_body) in "Hbody".
    iDestruct "Hbody" as (t M B) "(Ht & #Hlbt & #Hbd & HM & %Hspec)".
    iDestruct (kmap_at_lookup with "HM Hat") as %HMlk.
    iDestruct (kpt_lb_agree t0 t with "Hlb0 Hlbt") as %Hcan.
    destruct (kpt_maps_across t0 t vpn p2 p1 _ Hcan Hmaps) as (q0 & Hm' & Hq).
    destruct (pte_canon_inv (mk_pte ppn (kperm_flags kp)) q0
                ltac:(rewrite Hq; apply pte_canon_set_ad)) as (a1 & d1 & Hq0).
    destruct Hvar as (a & d & Hm0').
    assert (Hset : m0' = pte_set_ad q0 a d)
      by (rewrite Hq0 pte_set_ad_absorb; exact Hm0').
    (* the live leaf IS a leaf -- §1's measurement, and what the pinned
       store gate's side condition is conditioned on *)
    assert (Hlf0 : pte_leaf q0) by (rewrite Hq0; apply kperm_variant_leaf).
    (* the live leaf slot, at full ownership and at the KERNEL tier *)
    iDestruct (ptree_own_path_upd_at (KTier B) (DfracOwn 1) t vpn p2 p1 q0 Hm'
                 with "Ht") as "(Hs2 & Hs1 & Hs0 & Hback)".
    (* the slot's ADDRESS facts, off the slot itself -- what rules out
       wraparound in the offset/address bridge below *)
    iDestruct (kpt_addr_ok_own B (DfracOwn 1) (pt_addr0 p1 vpn) q0
                 with "Hs0") as %Haok.
    assert (Hnw : forall j : nat, (j < 8)%nat ->
              (uint (pt_addr0 p1 vpn) + Z.of_nat j < 18446744073709551616)%Z).
    { intros j Hj. destruct Haok as ((_ & Hh) & _ & _).
      unfold ram_base, ram_size in Hh. lia. }
    iEval (rewrite (pt_slot_own_None B) /kpt_slot_pin) in "Hs0".
    iDestruct "Hs0" as "[%Hal Hb00]".
    (* name the per-byte floors (A6.135), split off the persistent anchors *)
    iDestruct (CtxValues.big_sepL_seq_exist 8
                 (fun j Ba => ∃ t : nat, ⌜(Ba <= B)%nat⌝ ∗
                    TsoCtx.phys_ledger_pin (pa_add (pt_addr0 p1 vpn) j)
                      (DfracOwn 1) (nth_byte q0 j) t Ba (pte_slot_set q0 j) ∗
                    (⌜Ba = 0%nat⌝ ∨
                     CtxValues.cv_own 0%nat (pa_add (pt_addr0 p1 vpn) j) Ba ∨
                     TsoGhost.view_lb RiscvPtsto.view_name RiscvPtsto.loglen_name
                       0%nat Ba))%I
                 with "Hb00") as (Bf) "Hb00".
    iAssert ([∗ list] j ∈ seq 0 8,
               (⌜(Bf j <= B)%nat⌝ ∗
                (⌜Bf j = 0%nat⌝ ∨
                 CtxValues.cv_own 0%nat (pa_add (pt_addr0 p1 vpn) j) (Bf j) ∨
                 TsoGhost.view_lb RiscvPtsto.view_name RiscvPtsto.loglen_name
                   0%nat (Bf j))) ∗
               (∃ t : nat, TsoCtx.phys_ledger_pin (pa_add (pt_addr0 p1 vpn) j)
                  (DfracOwn 1) (nth_byte q0 j) t (Bf j) (pte_slot_set q0 j)))%I
      with "[Hb00]" as "Hb00".
    { iApply (big_sepL_impl with "Hb00").
      iIntros "!>" (k j Hkj) "(%tts & %Hle & Hp & #Ha)".
      iSplitR "Hp"; [iSplit; [by iPureIntro | iExact "Ha"] | by iExists tts]. }
    iEval (rewrite big_sepL_sep) in "Hb00".
    iDestruct "Hb00" as "[#Hmeta Hb0]".
    (* THE OFFSET -> ADDRESS BRIDGE (A6.55).  The word tower states its
       allowed sets by BYTE OFFSET, the store gate's footprint map states
       them by ADDRESS; an 8-byte slot inside RAM cannot wrap, so the
       offset is recoverable from the address. *)
    set (Sg := fun a' : Arch.pa =>
                 pte_slot_set q0 (Z.to_nat (uint a' - uint (pt_addr0 p1 vpn)))).
    assert (HSg : forall j : nat, (j < 8)%nat ->
              Sg (pa_add (pt_addr0 p1 vpn) j) = pte_slot_set q0 j).
    { intros j Hj. subst Sg. cbn beta.
      rewrite (uint_pa_add (pt_addr0 p1 vpn) j (Hnw j Hj)).
      replace (uint (pt_addr0 p1 vpn) + Z.of_nat j - uint (pt_addr0 p1 vpn))
        with (Z.of_nat j) by lia.
      by rewrite Nat2Z.id. }
    (* THE APPEND, paid by the PINNED context-free ledger gate.  The A/D
       write-back is a CONDITIONAL write ([mwrite_req8_con] is
       [AV_exclusive]) of a PLAIN LR/SC pair, so the hart's view does NOT
       move (relaxed-rr.md, the .aq knob) -- the [_exf] form -- and the
       pin's bound and sets are UNCHANGED, which is what keeps the shared
       table canon-INVARIANT under its own store. *)
    set (Bg := fun a' : Arch.pa =>
                 Bf (Z.to_nat (uint a' - uint (pt_addr0 p1 vpn)))).
    assert (HBg : forall j : nat, (j < 8)%nat ->
              Bg (pa_add (pt_addr0 p1 vpn) j) = Bf j).
    { intros j Hj. subst Bg. cbn beta.
      rewrite (uint_pa_add (pt_addr0 p1 vpn) j (Hnw j Hj)).
      replace (uint (pt_addr0 p1 vpn) + Z.of_nat j - uint (pt_addr0 p1 vpn))
        with (Z.of_nat j) by lia.
      by rewrite Nat2Z.id. }
    iMod (wobl_ram_ledger_pin_exf img σ log V 8
            (mwrite_req8_con (pt_addr0 p1 vpn) (autocast (T := mword) m0'))
            q0 Bf (pte_slot_set q0) Sg Bg
            ltac:(reflexivity) ltac:(vm_compute; discriminate)
            ltac:(cbn [Interface.WriteReq.pa mwrite_req8_con]; exact HSg)
            ltac:(cbn [Interface.WriteReq.pa mwrite_req8_con]; exact HBg)
            ltac:(cbn [Interface.WriteReq.value mwrite_req8_con];
                  rewrite TypeCasts.cast_N_refl autocast_id;
                  intros j Hj; rewrite Hset;
                  apply pte_slot_set_mem_set_ad;
                  [ exact Hlf0 | lia ])
            with "Hgh Htso Hb0") as "(Hgh & Hobl & Hb0')".
    iEval (cbn [Interface.WriteReq.value Interface.WriteReq.pa mwrite_req8_con];
           rewrite TypeCasts.cast_N_refl autocast_id) in "Hb0'".
    iDestruct (big_sepL_sep_2 with "Hmeta Hb0'") as "Hb0n".
    iAssert (kpt_slot_pin (pt_addr0 p1 vpn) (DfracOwn 1) m0' B)%I
      with "[Hb0n]" as "Hs0".
    { rewrite /kpt_slot_pin. iSplitR; [by iPureIntro |].
      iApply (big_sepL_impl with "Hb0n").
      iIntros "!>" (k j Hkj) "((%Hle & #Ha) & (%tts & Hp))".
      apply lookup_seq in Hkj. destruct Hkj as [-> Hlt].
      assert (Hsets : pte_slot_set m0' (0 + k)%nat = pte_slot_set q0 (0 + k)%nat).
      { rewrite Hset. apply pte_slot_set_set_ad; [ exact Hlf0 | lia ]. }
      iExists (Bf (0 + k)%nat), tts. rewrite Hsets.
      iFrame "Hp". iSplitR; [by iPureIntro | iExact "Ha"]. }
    iEval (rewrite -(pt_slot_own_None B)) in "Hs0".
    iDestruct ("Hback" $! m0' with "Hs2 Hs1 Hs0") as "Ht".
    (* the canonical table does not move, so the snapshot is a rewrite *)
    assert (Hcan' : ptree_canon (ptree_set_leaf t vpn m0') = ptree_canon t).
    { rewrite Hset. exact (ptree_canon_set_leaf t vpn p2 p1 q0 a d Hm'). }
    iDestruct (kpt_lb_canon t (ptree_set_leaf t vpn m0') (eq_sym Hcan')
                 with "Hlbt") as "#Hlb'".
    assert (Hspec' : kpt_tree_spec_gen root_ppn M (ptree_set_leaf t vpn m0')).
    { rewrite Hset.
      apply (kpt_tree_spec_gen_set_leaf root_ppn M t vpn (ppn, kp) p2 p1 q0 a d
               Hspec Hm' HMlk).
      exists a1, d1. exact Hq0. }
    iMod ("Hclose" with "[Ht HM]") as "_".
    { iNext. iExists (ptree_set_leaf t vpn m0'), M, B.
      iFrame "Ht HM Hlb' Hbd". iPureIntro. exact Hspec'. }
    iMod (fupd_mask_subseteq (∅ : coPset)) as "Hback2"; [ set_solver | ].
    iModIntro. iNext. iMod "Hback2" as "_". iModIntro.
    iSplitR "Hobl"; [| iSplitL "Hobl"; [iExact "Hobl" | done]].
    cbn [Interface.WriteReq.value mwrite_req8_con].
    rewrite TypeCasts.cast_N_refl autocast_id.
    iFrame "Hreg Hgh Hdev".
  Qed.

  (* ================================================================== *)
  (* [swp_translate_kpt] -- THE SHARED KERNEL TABLE'S TRANSLATION, one    *)
  (* node at a time.  This is [KptShare.tlb_res_pt_translateAddr_at]'s     *)
  (* swp twin: same claim-keyed interface, same three outcomes, but the    *)
  (* invariant is opened PER NODE instead of once around the whole         *)
  (* translation, and the walk's leaf is therefore EXISTENTIAL at every    *)
  (* opening ([HartSTrans.swp_translate_hit_ex] / [_miss_ex]).             *)
  (*                                                                      *)
  (* Everything the walk needs off the claim comes out of ONE fupd ahead   *)
  (* of it ([kpt_path_at]): the two upper words, the leaf's A/D variance,   *)
  (* and the three slots' RAM/alignment facts.  The reads are then the      *)
  (* pinned seams at levels 2/1 and the canon-keyed one at level 0; the     *)
  (* write-back's re-read is the same canon-keyed seam and its conditional  *)
  (* write is [kpt_leaf_write_node].                                        *)
  (*                                                                      *)
  (* THE FOOTPRINT COMPANIONS ARE PROVED, NOT TAKEN.  The swp layer needs   *)
  (* [goodb] certificates for the two PTE tests that the exec layer never   *)
  (* did.  They live in [KptGoodb]: at the claim's LEAF off the canonical   *)
  (* class, at the two INTERNAL levels off [ptree_maps]' own [pte_valid] +  *)
  (* [pte_ptr] pair -- and NOT off [pte_ptr] alone, which is false.          *)
  (* ================================================================== *)
  Lemma swp_translate_kpt
      (acc : MemoryAccessType mem_payload)
      (Drw Dro : gset register) (Df : register -> dfrac)
      (rs : regstate) (dst : mstate) (Db : register -> bool)
      (root_ppn : mword 44) (va pa satp0 menvcfg0 : mword 64)
      (ppn : mword 44) (kp : kperm)
      (tlbvec : vec (option TLB_Entry) (2 ^ 6))
      (pmar0 : list PMA_Region) (pcfg : type_of_register pmpcfg_n)
      (paddr : type_of_register pmpaddr_n) (rr : option resv) (B : nat) :
    Drw ## Dro ->
    (mstatus : register) ∈ Drw ∪ Dro ->
    (cur_privilege : register) ∈ Drw ∪ Dro ->
    (satp : register) ∈ Drw ∪ Dro ->
    (tlb : register) ∈ Drw ->
    (pma_regions : register) ∈ Drw ∪ Dro ->
    (pmpcfg_n : register) ∈ Drw ∪ Dro ->
    (pmpaddr_n : register) ∈ Drw ∪ Dro ->
    (htif_tohost_base : register) ∈ Drw ∪ Dro ->
    (forall r : register, Db r = true -> r ∈ Drw ∪ Dro) ->
    (forall r : register, Db r = true ->
       register_lookup r rs = register_lookup r dst.(sregs)) ->
    (forall r : register, D_leafchk r = true -> r ∈ Drw ∪ Dro) ->
    (forall r : register, D_leafchk r = true ->
       register_lookup r rs = register_lookup r dst.(sregs)) ->
    register_lookup cur_privilege rs = Supervisor ->
    register_lookup satp rs = satp0 ->
    register_lookup tlb rs = tlbvec ->
    register_lookup htif_tohost_base rs = None ->
    register_lookup pma_regions rs = pmar0 ->
    register_lookup pmpcfg_n rs = pcfg ->
    register_lookup pmpaddr_n rs = paddr ->
    register_lookup mstatus rs = register_lookup mstatus dst.(sregs) ->
    register_lookup misa dst.(sregs) = MISA_C ->
    register_lookup menvcfg dst.(sregs) = menvcfg0 ->
    eq_vec (_get_MEnvcfg_PBMTE menvcfg0) ('b"0") = true ->
    eq_vec (_get_MEnvcfg_ADUE menvcfg0) ('b"1") = true ->
    exec (effectivePrivilege acc (register_lookup mstatus dst.(sregs)) Supervisor) dst
      = Some (Supervisor, dst) ->
    goodb Db (effectivePrivilege acc (register_lookup mstatus dst.(sregs)) Supervisor)
      dst = true ->
    exec (is_shadow_stack_access acc) dst = Some (false, dst) ->
    goodb Db (is_shadow_stack_access acc) dst = true ->
    exec (translationMode Supervisor) dst = Some (Sv39, dst) ->
    goodb Db (translationMode Supervisor) dst = true ->
    autocast (T := mword) (satp_to_ppn (autocast (T := mword) satp0 : mword 64))
      = root_ppn ->
    zero_extend' 16 (satp_to_asid (autocast (T := mword) satp0 : mword 64))
      = (mword_of_int 0 : mword 16) ->
    neq_vec (bits_of_virtaddr (Virtaddr va))
      (sign_extend' 64 (subrange_vec_dec (bits_of_virtaddr (Virtaddr va))
                          (Z.sub 39 1) 0)) = false ->
    zero_extend' 64 (concat_vec ppn
      (subrange_vec_dec (bits_of_virtaddr (Virtaddr va))
         (Z.sub pagesize_bits 1) 0)) = pa ->
    pmpAddrMatchType_encdec_backwards
      (_get_Pmpcfg_ent_A (vec_access_dec pcfg 0)) = TOR ->
    zopz0zKzJ_u (zeros' 64) (vec_access_dec paddr 0) = false ->
    eq_vec (_get_Pmpcfg_ent_R (vec_access_dec pcfg 0)) ('b"1") = true ->
    eq_vec (_get_Pmpcfg_ent_W (vec_access_dec pcfg 0)) ('b"1") = true ->
    (ram_base + ram_size <= uint (vec_access_dec paddr 0) * 4)%Z ->
    pma_allows_ram pmar0 ->
    (* the claim's permission check, A/D-quantified (KptShare's premise) *)
    (forall (a d : mword 1) (mxr do_sum : bool),
       pte_check_ok acc Supervisor mxr do_sum
         (pte_set_ad (mk_pte ppn (kperm_flags kp)) a d)) ->
    kmap_at (svpn_of va) ppn kp -∗
    kpt_inv root_ppn -∗
    (* A6.55: the reader's copy of the canon pin's publication bound, and a
       receipt that its own view is at or past it.  The bound rides in
       [KptShare.tlb_res_pt]; the RECEIPT is A6.41's open question for hart
       0 and the boot MP receipt for a secondary -- stating it here is what
       makes that a premise of the walk rather than an assumption inside
       it. *)
    kpt_bound B -∗
    CtxValues.cv_boot_cred B -∗
    tlb_snap_ok tlbvec -∗
    gen_cert -∗
    resv_frag cpu_id rr -∗
    hreg_frame rs Drw -∗
    hreg_frame_ro Df rs Dro -∗
    swp (translateAddr (Virtaddr va) acc)
      (fun r => ⌜r = Values.Ok (Physaddr pa, PBMT_PMA, init_ext_ptw)⌝ ∗
                ∃ rsf : regstate,
                  ⌜ rsf = rs \/ exists tv, rsf = register_set tlb tv rs ⌝ ∗
                  hreg_frame rsf Drw ∗ hreg_frame_ro Df rsf Dro ∗
                  tlb_snap_ok (register_lookup tlb rsf) ∗
                  resv_any cpu_id).
  Proof using .
    intros Hdisj HDmst HDpriv HDsatp HWtlb HDpma HDcfg HDaddr HDhtif
      HDb Hag HDlc Haglc Hcp Hsatp Htlb Hhtif Hpma Hpcfg Hpaddr Hmstag
      Hmisa Hmenv HPBMTE HADUE Heff Heffg Hss Hssg Htm Htmg Hppn Hasid
      Hcanon Hident HA Hord HR HW Hcov Hpallow Hchk.
    iIntros "#Hat #Hkinv #Hbd #Hvlb Hsnap #Hcert Hfrag Hrw Hro".
    (* NOT [set_solver] (optimization.md): a single membership in a union of
       two [gset register] VARIABLES costs ~24 s whatever the override does --
       it was the sixth most expensive statement in the tree.  [HWtlb] is
       already [tlb ∈ Drw], so the union step is one lemma. *)
    assert (HDtlb : (tlb : register) ∈ Drw ∪ Dro)
      by (apply elem_of_union_l; exact HWtlb).
    iDestruct "Hsnap" as (t0) "(%Htlbok0 & #Hlb0)".
    iApply swp_fupd.
    iMod (kpt_path_at root_ppn t0 (svpn_of va) ppn kp ⊤ ltac:(solve_ndisj)
            with "Hat Hlb0 Hkinv") as (p2 p1 a0 d0) "%Hpath".
    destruct Hpath as (Hbase & Hmaps & Hok2 & Hok1 & Hok0).
    iModIntro.
    (* the two internal levels' pure facts, off [ptree_maps] *)
    pose proof Hmaps as Hmapsd.
    destruct Hmapsd as (c1 & c0 & _ & _ & _ & _ & _ & _ & _ &
                        Hv2 & Hn2 & Hv1 & Hn1 & _ & _ & _ & _).
    (* the swp layer's footprint companions, which the exec layer never
       needed.  At the two INTERNAL levels they come off [ptree_maps]'
       own [pte_valid] + [pte_ptr] pair ([KptGoodb.pte_ptr_goodb_invalid];
       [pte_ptr] alone would be FALSE -- see that file's header), and at
       the claim's LEAF off the canonical class, with the shadow-stack
       tail taken from the caller's own [Hssg]. *)
    pose proof (pte_ptr_goodb_invalid p2 Hv2 Hn2) as Higptr2.
    pose proof (pte_ptr_goodb_invalid p1 Hv1 Hn1) as Higptr1.
    pose proof (kperm_canon_goodb_invalid ppn kp) as Higleaf.
    pose proof (fun w Hc => kperm_canon_goodb_check ppn kp w acc Db dst Hssg Hc)
      as Hchkgleaf.
    (* the leaf predicate, and its three closure facts *)
    assert (HP0i : forall w : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              forall s, exec (pte_is_invalid (Mk_PTE_Flags (subrange_vec_dec w 7 0))
                                (ext_bits_of_PTE w)) s = Some (false, s)).
    { intros w Hc. destruct (pte_canon_inv _ _ Hc) as (a & d & ->).
      apply kperm_variant_valid. }
    assert (HP0nl : forall w : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              pte_is_non_leaf (Mk_PTE_Flags (subrange_vec_dec w 7 0)) = false).
    { intros w Hc. destruct (pte_canon_inv _ _ Hc) as (a & d & ->).
      apply kperm_variant_leaf. }
    assert (HP0chk : forall w : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              forall (mxr do_sum : bool) s,
                exec (check_PTE_permission acc Supervisor mxr do_sum
                        (Mk_PTE_Flags (subrange_vec_dec w 7 0))
                        (ext_bits_of_PTE w) tt) s
                = Some (PTE_Check_Success tt, s)).
    { intros w Hc mxr do_sum. destruct (pte_canon_inv _ _ Hc) as (a & d & ->).
      apply (Hchk a d mxr do_sum). }
    assert (HP0N : forall w : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              eq_vec (_get_PTE_Ext_N (ext_bits_of_PTE w)) ('b"1") = false).
    { intros w Hc. destruct (pte_canon_inv _ _ Hc) as (a & d & ->).
      apply kperm_variant_no_napot. }
    assert (HP0pb : forall w : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              pte_pbmt0 w).
    { intros w Hc. destruct (pte_canon_inv _ _ Hc) as (a & d & ->).
      apply kperm_variant_pbmt0. }
    assert (HPvar : forall w w' : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              pte_canon w' = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              exists a d : mword 1, w = pte_set_ad w' a d).
    { intros w w' Hw Hw'.
      destruct (pte_canon_inv _ _ Hw) as (a & d & ->).
      destruct (pte_canon_inv _ _ Hw') as (a' & d' & ->).
      exists a, d. symmetry. apply pte_set_ad_absorb. }
    assert (HPupd : forall w w' : mword 64,
              pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)) ->
              update_PTE_Bits (autocast (T := mword) w : mword 64) acc = Some w' ->
              pte_canon w' = pte_canon (mk_pte ppn (kperm_flags kp))).
    { intros w w' Hw Hu. rewrite autocast_id in Hu.
      destruct (update_PTE_Bits_set_ad _ _ _ Hu) as (a & d & ->).
      rewrite pte_canon_set_ad. exact Hw. }
    (* [P0] admits the claim's own A/D variant, which is the tree's leaf *)
    assert (HP0leaf : pte_canon (pte_set_ad (mk_pte ppn (kperm_flags kp)) a0 d0)
                      = pte_canon (mk_pte ppn (kperm_flags kp)))
      by apply pte_canon_set_ad.
    (* the three slot addresses, in the walk's spelling *)
    assert (Ha2 : pt_addr2 t0 (svpn_of va)
                  = u_pte_addr root_ppn (subrange_vec_dec (svpn_of va) 26 18))
      by (unfold pt_addr2; rewrite Hbase; reflexivity).
    (* the head *)
    iApply (swp_translateAddr_pt_front_ex acc Supervisor Drw Dro Df rs dst
              (∃ rsf : regstate,
                 ⌜ rsf = rs \/ exists tv, rsf = register_set tlb tv rs ⌝ ∗
                 hreg_frame rsf Drw ∗ hreg_frame_ro Df rsf Dro ∗
                 tlb_snap_ok (register_lookup tlb rsf) ∗ resv_any cpu_id)%I
              Db (svpn_of va) root_ppn ppn satp0 va pa
              Hdisj HDmst HDpriv HDsatp HDb Hag Hcp Hsatp Hmstag
              Heff Heffg Hss Hssg Htm Htmg Hppn Hasid Hcanon eq_refl Hident
              with "Hcert Hrw Hro [Hfrag]").
    iIntros (mxr do_sum) "Hrw Hro".
    (* the read seams *)
    iAssert (kpt_obl (u_pte_addr root_ppn
                        (subrange_vec_dec (svpn_of va) 26 18)) p2)%I as "Hrd2".
    { rewrite <- Ha2.
      iApply (kpt_pte2_obl root_ppn t0 (svpn_of va) p2 p1 _ B Hmaps
                with "Hbd Hvlb Hlb0 Hkinv"). }
    iAssert (kpt_obl (u_pte_addr (u_next_base p2)
                        (subrange_vec_dec (svpn_of va) 17 9)) p1)%I as "Hrd1".
    { iApply (kpt_pte1_obl root_ppn t0 (svpn_of va) p2 p1 _ B Hmaps
                with "Hbd Hvlb Hlb0 Hkinv"). }
    iAssert (kpt_obl_ex (u_pte_addr (u_next_base p1)
                           (subrange_vec_dec (svpn_of va) 8 0))
               (fun w => pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp))))%I
      as "Hrdl".
    { iApply (kpt_leaf_obl root_ppn t0 (svpn_of va) p2 p1 _ a0 d0 B Hmaps
                with "Hbd Hvlb Hlb0 Hkinv"). }
    iAssert (xread_obl_ex
               (u_pte_addr (u_next_base p1) (subrange_vec_dec (svpn_of va) 8 0))
               (fun w => pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp))))%I
      as "Hrdx".
    { iApply (kpt_leaf_node_canon_obl root_ppn t0 (svpn_of va) p2 p1 _ a0 d0
                Hmaps with "Hlb0 Hkinv"). }
    (* the WRITE seam, in the shape the [_ex] write-back takes *)
    iAssert (∀ (w w' : mword 64),
               ⌜pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp))⌝ -∗
               ⌜update_PTE_Bits (autocast (T := mword) w : mword 64) acc = Some w'⌝ -∗
               wpte_obl_at
                 (u_pte_addr (u_next_base p1) (subrange_vec_dec (svpn_of va) 8 0))
                 w
                 (mwrite_req8_con
                    (u_pte_addr (u_next_base p1)
                       (subrange_vec_dec (svpn_of va) 8 0))
                    (autocast (T := mword) w')) True)%I as "Hwr".
    { iIntros (w w') "%HPw %Hu".
      iApply (kpt_leaf_write_node root_ppn t0 (svpn_of va) ppn kp p2 p1 a0 d0
                w w' Hmaps
                ltac:(destruct (pte_canon_inv _ _ (HPupd w w' HPw Hu))
                        as (a & d & Hw'); exists a, d; exact Hw')
                with "Hat Hlb0 Hkinv"). }
    (* the three read obligations, in the shape the walk takes *)
    iAssert (hreg_frame rs Drw -∗ hreg_frame_ro Df rs Dro -∗
               swp (read_pte (Physaddr (u_pte_addr root_ppn
                                (subrange_vec_dec (svpn_of va) 26 18))) 8)
                 (fun r => ⌜r = Values.Ok p2⌝ ∗
                           hreg_frame rs Drw ∗ hreg_frame_ro Df rs Dro))%I
      with "[Hrd2]" as "Hob2".
    { iIntros "Hrw Hro".
      iApply (swp_read_pte_kpt Drw Dro Df rs
                (u_pte_addr root_ppn (subrange_vec_dec (svpn_of va) 26 18)) p2
                pmar0 pcfg paddr
                Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr
                HA Hord HR Hcov Hpallow
                ltac:(rewrite <- Ha2; exact Hok2)
                with "Hcert Hrw Hro Hrd2"). }
    iAssert (hreg_frame rs Drw -∗ hreg_frame_ro Df rs Dro -∗
               swp (read_pte (Physaddr (u_pte_addr (u_next_base p2)
                                (subrange_vec_dec (svpn_of va) 17 9))) 8)
                 (fun r => ⌜r = Values.Ok p1⌝ ∗
                           hreg_frame rs Drw ∗ hreg_frame_ro Df rs Dro))%I
      with "[Hrd1]" as "Hob1".
    { iIntros "Hrw Hro".
      iApply (swp_read_pte_kpt Drw Dro Df rs _ p1 pmar0 pcfg paddr
                Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr
                HA Hord HR Hcov Hpallow Hok1
                with "Hcert Hrw Hro Hrd1"). }
    iAssert (hreg_frame rs Drw -∗ hreg_frame_ro Df rs Dro -∗
               swp (read_pte (Physaddr (u_pte_addr (u_next_base p1)
                                (subrange_vec_dec (svpn_of va) 8 0))) 8)
                 (fun r => ∃ q0, ⌜r = Values.Ok q0⌝ ∗
                           ⌜pte_canon q0 = pte_canon (mk_pte ppn (kperm_flags kp))⌝ ∗
                           hreg_frame rs Drw ∗ hreg_frame_ro Df rs Dro))%I
      with "[Hrdl]" as "Hob0".
    { iIntros "Hrw Hro".
      iApply (swp_read_pte_kpt_ex Drw Dro Df rs _ _ pmar0 pcfg paddr
                Hdisj HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr
                HA Hord HR Hcov Hpallow Hok0
                with "Hcert Hrw Hro Hrdl"). }
    (* the dispatch: hit or miss, off the caller's own TLB vector *)
    destruct (vec_access_dec tlbvec (tlb_hash (__id 39) (svpn_of va)))
      as [ent |] eqn:Hslot.
    - destruct (Htlbok0 (svpn_of va) ent Hslot)
        as (vpn0 & q2 & q1 & qp0 & a' & d' & Hm0 & Hh & Hent).
      destruct (decide (vpn0 = svpn_of va)) as [-> | Hne].
      + (* HIT on this vpn's own (A/D-stale) entry *)
        destruct (ptree_maps_det t0 (svpn_of va) q2 q1 qp0 p2 p1 _ Hm0 Hmaps)
          as (-> & -> & ->).
        rewrite pte_set_ad_absorb in Hent. subst ent.
        assert (HPq0 : pte_canon (pte_set_ad (mk_pte ppn (kperm_flags kp)) a' d')
                       = pte_canon (mk_pte ppn (kperm_flags kp)))
          by apply pte_canon_set_ad.
        iApply (swp_mono with "[] [-]").
        2:{ iApply (swp_translate_hit_ex acc Supervisor mxr do_sum
                      Drw Dro Df rs dst Db (svpn_of va) (mword_of_int 0) root_ppn
                      tlbvec p2 p1 (pte_set_ad (mk_pte ppn (kperm_flags kp)) a' d')
                      menvcfg0
                      (fun w => pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)))
                      pmar0 pcfg paddr rr
                      Hdisj HWtlb Htlb Hslot
                      (uwe_match_self (svpn_of va) p2 p1 _)
                      HDb Hag HDlc Haglc
                      (Hchk a' d' mxr do_sum) (Hchkgleaf _ HPq0 mxr do_sum Db)
                      (HP0pb _ HPq0) HPq0 HPvar HPupd
                      HP0i HP0nl (fun w Hw => HP0chk w Hw mxr do_sum) HP0N
                      Higleaf (fun w Hw => Hchkgleaf w Hw mxr do_sum)
                      Hmisa Hmenv HPBMTE HADUE
                      HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord
                      (kpt_addr_ok_pmp _ (vec_access_dec paddr 0) Hok0 Hcov)
                      HR HW Hpallow (kpt_addr_ok_ram _ Hok0)
                      (proj1 Hok0) (proj2 (proj2 Hok0))
                      with "Hcert Hfrag Hrw Hro Hrdx Hwr"). }
        iIntros (v) "(%rsf & -> & %Hshape & Hrw & Hro & Hany)".
        rewrite (kperm_variant_ppn' ppn kp a' d').
        iSplitR; [done |]. iExists rsf. iFrame "Hrw Hro Hany".
        destruct Hshape as [-> | (q0f & HPf & ->)].
        * iSplitR; [iPureIntro; left; reflexivity |].
          rewrite Htlb. iExists t0. by iFrame "Hlb0".
        * iSplitR; [iPureIntro; right; eexists; reflexivity |].
          rewrite register_lookup_set_tlb. iExists t0. iFrame "Hlb0". iPureIntro.
          apply (tlb_ok_pt_fill (mword_of_int 0) t0 tlbvec (svpn_of va) p2 p1 _ q0f
                   Hmaps (HPvar q0f _ HPf HP0leaf) Htlbok0).
      + (* a FOREIGN entry in the slot: the tag rejects it, so the walk runs *)
        iApply (swp_mono with "[] [-]").
        2:{ iApply (swp_translate_miss_ex acc Supervisor mxr do_sum
                      Drw Dro Df rs dst (svpn_of va) root_ppn (mword_of_int 0)
                      p2 p1 menvcfg0
                      (fun w => pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)))
                      tlbvec (Some ent) pmar0 pcfg paddr rr
                      Hv2 Hn2 Hv1 Hn1 Higptr1 Higptr2
                      HP0i HP0nl (fun w Hw => HP0chk w Hw mxr do_sum) HP0N
                      Higleaf (fun w Hw => Hchkgleaf w Hw mxr do_sum)
                      HPvar HPupd
                      Hdisj HDtlb HWtlb Htlb Hslot
                      ltac:(rewrite Hent;
                            exact (uwe_match_other vpn0 (svpn_of va) q2 q1 _
                                     (mword_of_int 0) Hne))
                      HDlc Haglc Hmisa Hmenv HPBMTE HADUE
                      HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord
                      (kpt_addr_ok_pmp _ (vec_access_dec paddr 0) Hok0 Hcov)
                      HR HW Hpallow (kpt_addr_ok_ram _ Hok0)
                      (proj1 Hok0) (proj2 (proj2 Hok0))
                      with "Hcert Hfrag Hrw Hro Hob2 Hob1 Hob0 Hrdx Hwr"). }
        iIntros (v) "(%q0 & %q0f & %HPq0 & %HPq0f & -> & Hrw & Hro & Hany)".
        destruct (pte_canon_inv _ _ HPq0) as (aq & dq & Hq0).
        rewrite Hq0. rewrite (kperm_variant_ppn' ppn kp aq dq).
        iSplitR; [done |].
        iExists _. iFrame "Hrw Hro Hany".
        iSplitR; [iPureIntro; right; eexists; reflexivity |].
        rewrite register_lookup_set_tlb. iExists t0. iFrame "Hlb0". iPureIntro.
        rewrite Htlb.
        apply (tlb_ok_pt_fill (mword_of_int 0) t0 tlbvec (svpn_of va) p2 p1 _ _
                 Hmaps (HPvar _ _ HPq0f HP0leaf) Htlbok0).
    - (* an EMPTY slot: the walk runs *)
      iApply (swp_mono with "[] [-]").
      2:{ iApply (swp_translate_miss_ex acc Supervisor mxr do_sum
                    Drw Dro Df rs dst (svpn_of va) root_ppn (mword_of_int 0)
                    p2 p1 menvcfg0
                    (fun w => pte_canon w = pte_canon (mk_pte ppn (kperm_flags kp)))
                    tlbvec None pmar0 pcfg paddr rr
                    Hv2 Hn2 Hv1 Hn1 Higptr1 Higptr2
                    HP0i HP0nl (fun w Hw => HP0chk w Hw mxr do_sum) HP0N
                    Higleaf (fun w Hw => Hchkgleaf w Hw mxr do_sum)
                    HPvar HPupd
                    Hdisj HDtlb HWtlb Htlb Hslot I
                    HDlc Haglc Hmisa Hmenv HPBMTE HADUE
                    HDpma HDcfg HDaddr HDhtif Hhtif Hpma Hpcfg Hpaddr HA Hord
                    (kpt_addr_ok_pmp _ (vec_access_dec paddr 0) Hok0 Hcov)
                    HR HW Hpallow (kpt_addr_ok_ram _ Hok0)
                    (proj1 Hok0) (proj2 (proj2 Hok0))
                    with "Hcert Hfrag Hrw Hro Hob2 Hob1 Hob0 Hrdx Hwr"). }
      iIntros (v) "(%q0 & %q0f & %HPq0 & %HPq0f & -> & Hrw & Hro & Hany)".
      destruct (pte_canon_inv _ _ HPq0) as (aq & dq & Hq0).
      rewrite Hq0. rewrite (kperm_variant_ppn' ppn kp aq dq).
      iSplitR; [done |].
      iExists _. iFrame "Hrw Hro Hany".
      iSplitR; [iPureIntro; right; eexists; reflexivity |].
      rewrite register_lookup_set_tlb. iExists t0. iFrame "Hlb0". iPureIntro.
      rewrite Htlb.
      apply (tlb_ok_pt_fill (mword_of_int 0) t0 tlbvec (svpn_of va) p2 p1 _ _
               Hmaps (HPvar _ _ HPq0f HP0leaf) Htlbok0).
  Qed.

End kptnode.

(* =====================================================================
   WHAT [swp_translate_kpt] USED TO TAKE AS A PREMISE, AND WHERE IT WENT.

   Two [goodb] certificates -- one for [pte_is_invalid], one for
   [check_PTE_permission] -- used to be premises here, and travelled up
   through [SRegime.kpt_swp_side] to the caller.  They are the FOOTPRINT
   companions of the two PTE tests: the exec layer never needed them (it
   evaluates against a reference state), the swp layer does (a stretch may
   only read registers in its frame).  Both tests DO read [menvcfg] --
   [pte_is_invalid] on the reserved-encoding branch (V=1, R=0, W=1, X=0)
   and [check_PTE_permission] on the shadow-stack branch (R=0, W=1, X=0) --
   and [pte_is_invalid] reads [misa] on the [not (pbmt matches)] branch, so
   neither is register-free in general.

   They are now PROVED, in [KptGoodb], and discharged inside the proof
   below.  The INTERNAL-LEVEL one is the interesting case: the premise
   used to be conditioned on [pte_is_non_leaf] alone, and in that shape it
   is FALSE -- a non-leaf word with PBMT = 'b"11" really does reach the
   Svpbmt probe and read [misa].  What kills that branch is VALIDITY, not
   pointer-ness: [PtTree.pte_ptr_ext_zero] reads the whole 10-bit
   extension field off [pte_valid] + [pte_ptr], and [ptree_maps] carries
   both at every internal level.  So the premise did not need weakening,
   it needed deleting.

   Everything else the note that used to stand here called missing is
   built: the leaf read is PREDICATE-indexed all the way down
   ([PtTreeAdue]'s [_ex] nodes, [CommonWalk.UserWalkEx],
   [HartSTrans.swp_translate_{hit,miss}_ex]), and the write-back arm has
   its [kptN] seam ([kpt_leaf_write_node]).  The A/D-monotone snapshot the
   note proposed as "one change kills both" was NOT needed and was not
   made: [ptree_canon] agreement plus a predicate-indexed read is enough,
   and it keeps the tree layer's existing A/D-quantified interface. *)
