<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 10:13</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/PeepholeOptimizer.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L174'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- PeepholeOptimizer.cpp - Peephole Optimizations ---------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Perform peephole optimizations on the machine code:</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// - Optimize Extensions</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     Optimization of sign / zero extension instructions. It may be extended to</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     handle other instructions with similar properties.</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     On some targets, some instructions, e.g. X86 sign / zero extension, may</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     leave the source value in the lower part of the result. This optimization</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     will replace some uses of the pre-extension value with uses of the</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     sub-register of the results.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// - Optimize Comparisons</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     Optimization of comparison instructions. For instance, in this code:</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       sub r1, 1</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       cmp r1, 0</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       bz  L1</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     If the &quot;sub&quot; instruction all ready sets (or could be modified to set) the</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     same flag that the &quot;cmp&quot; instruction sets and that &quot;bz&quot; uses, then we can</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     eliminate the &quot;cmp&quot; instruction.</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     Another instance, in this code:</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       sub r1, r3 | sub r1, imm</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       cmp r3, r1 or cmp r1, r3 | cmp r1, imm</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//       bge L1</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     If the branch instruction can use flag from &quot;sub&quot;, then we can replace</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     &quot;sub&quot; with &quot;subs&quot; and eliminate the &quot;cmp&quot; instruction.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// - Optimize Loads:</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     Loads that can be folded into a later instruction. A load is foldable</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     if it loads to virtual registers and the virtual register defined has</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     a single use.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// - Optimize Copies and Bitcast (more generally, target specific copies):</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     Rewrite copies and bitcasts to avoid cross register bank copies</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     when possible.</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     E.g., Consider the following example, where capital and lower</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     letters denote different register file:</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     b = copy A &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     C = copy b &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   =&gt;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     b = copy A &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     C = copy A &lt;-- same-bank copy</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     E.g., for bitcast:</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     b = bitcast A &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     C = bitcast b &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//   =&gt;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     b = bitcast A &lt;-- cross-bank copy</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//     C = copy A    &lt;-- same-bank copy</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/DenseMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallPtrSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallSet.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstrBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/InitializePasses.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/LaneBitmask.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/MCInstrDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/CommandLine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cstdint&gt;</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;memory&gt;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using RegSubRegPair = TargetInstrInfo::RegSubRegPair;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using RegSubRegPairAndIdx = TargetInstrInfo::RegSubRegPairAndIdx;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;peephole-opt&quot;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Optimize Extensions</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Aggressive(&quot;aggressive-ext-opt&quot;, cl::Hidden,</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>           cl::desc(&quot;Aggressive extension optimization&quot;));</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DisablePeephole(&quot;disable-peephole&quot;, cl::Hidden, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                cl::desc(&quot;Disable the peephole optimizer&quot;));</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Specifiy whether or not the value tracking looks through</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// complex instructions. When this is true, the value tracker</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bails on everything that is not a copy or a bitcast.</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>DisableAdvCopyOpt(&quot;disable-adv-copy-opt&quot;, cl::Hidden, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                  cl::desc(&quot;Disable advanced copy optimization&quot;));</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; DisableNAPhysCopyOpt(</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;disable-non-allocatable-phys-copy-opt&quot;, cl::Hidden, cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Disable non-allocatable physical register copy optimization&quot;));</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Limit the number of PHI instructions to process</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// in PeepholeOptimizer::getNextSource.</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; RewritePHILimit(</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;rewrite-phi-limit&quot;, cl::Hidden, cl::init(10),</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Limit the length of PHI chains to lookup&quot;));</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Limit the length of recurrence chain when evaluating the benefit of</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// commuting operands.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;unsigned&gt; MaxRecurrenceChain(</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    &quot;recurrence-chain-limit&quot;, cl::Hidden, cl::init(3),</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    cl::desc(&quot;Maximum length of recurrence chain when evaluating the benefit &quot;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             &quot;of commuting operands&quot;));</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumReuse, &quot;Number of extension results reused&quot;);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumCmps, &quot;Number of compares eliminated&quot;);</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumImmFold, &quot;Number of move immediate folded&quot;);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumLoadFold, &quot;Number of loads folded&quot;);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumSelects, &quot;Number of selects optimized&quot;);</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumUncoalescableCopies, &quot;Number of uncoalescable copies optimized&quot;);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumRewrittenCopies, &quot;Number of copies rewritten&quot;);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumNAPhysCopies, &quot;Number of non-allocatable physical copies removed&quot;);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class ValueTrackerResult;</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class RecurrenceInstr;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class PeepholeOptimizer : public MachineFunctionPass,</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            private MachineFunction::Delegate {</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineRegisterInfo *MRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineDominatorTree *DT = nullptr; // Machine dominator tree</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineLoopInfo *MLI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    static char ID; // Pass identification</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>    PeepholeOptimizer() : MachineFunctionPass(ID) {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>      initializePeepholeOptimizerPass(*PassRegistry::getPassRegistry());</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>43.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool runOnMachineFunction(MachineFunction &amp;MF) override;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      AU.addPreserved&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      if (Aggressive) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L174' href='#L174'><span>174:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>41.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        AU.addRequired&lt;MachineDominatorTree&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        AU.addPreserved&lt;MachineDominatorTree&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    MachineFunctionProperties getRequiredProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>      return MachineFunctionProperties()</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>        .set(MachineFunctionProperties::Property::IsSSA);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Track Def -&gt; Use info used for rewriting copies.</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using RewriteMapTy = SmallDenseMap&lt;RegSubRegPair, ValueTrackerResult&gt;;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Sequence of instructions that formulate recurrence cycle.</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using RecurrenceCycle = SmallVector&lt;RecurrenceInstr, 4&gt;;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeCmpInstr(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeExtInstr(MachineInstr &amp;MI, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                          SmallPtrSetImpl&lt;MachineInstr*&gt; &amp;LocalMIs);</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeSelect(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;LocalMIs);</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeCondBranch(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeCoalescableCopy(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeUncoalescableCopy(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;LocalMIs);</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool optimizeRecurrence(MachineInstr &amp;PHI);</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool findNextSource(RegSubRegPair RegSubReg, RewriteMapTy &amp;RewriteMap);</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isMoveImmediate(MachineInstr &amp;MI, SmallSet&lt;Register, 4&gt; &amp;ImmDefRegs,</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                         DenseMap&lt;Register, MachineInstr *&gt; &amp;ImmDefMIs);</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool foldImmediate(MachineInstr &amp;MI, SmallSet&lt;Register, 4&gt; &amp;ImmDefRegs,</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       DenseMap&lt;Register, MachineInstr *&gt; &amp;ImmDefMIs,</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                       bool &amp;Deleted);</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Finds recurrence cycles, but only ones that formulated around</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// a def operand and a use operand that are tied. If there is a use</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// operand commutable with the tied use operand, find recurrence cycle</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// along that operand as well.</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool findTargetRecurrence(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              const SmallSet&lt;Register, 2&gt; &amp;TargetReg,</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                              RecurrenceCycle &amp;RC);</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If copy instruction \p MI is a virtual register copy or a copy of a</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// constant physical register to a virtual register, track it in the</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// set CopySrcMIs. If this virtual register was previously seen as a</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// copy, replace the uses of this copy with the previously seen copy&apos;s</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// destination register.</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool foldRedundantCopy(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Is the register \p Reg a non-allocatable physical register?</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isNAPhysCopy(Register Reg);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If copy instruction \p MI is a non-allocatable virtual&lt;-&gt;physical</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// register copy, track it in the \p NAPhysToVirtMIs map. If this</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// non-allocatable physical register was previously copied to a virtual</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// registered and hasn&apos;t been clobbered, the virt-&gt;phys copy can be</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// deleted.</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool foldRedundantNAPhysCopy(</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        MachineInstr &amp;MI, DenseMap&lt;Register, MachineInstr *&gt; &amp;NAPhysToVirtMIs);</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    bool isLoadFoldable(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                        SmallSet&lt;Register, 16&gt; &amp;FoldAsLoadDefCandidates);</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Check whether \p MI is understood by the register coalescer</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// but may require some rewriting.</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>11.5M</pre></td><td class='code'><pre>    bool isCoalescableCopy(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // SubregToRegs are not interesting, because they are already register</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // coalescer friendly.</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>11.5M</pre></td><td class='code'><pre>      return MI.isCopy() || <div class='tooltip'>(<span class='tooltip-content'>5.58M</span></div><div class='tooltip'>!DisableAdvCopyOpt<span class='tooltip-content'>5.58M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.93M</span>, <span class='None'>False</span>: <span class='covered-line'>5.58M</span>]
  Branch (<span class='line-number'><a name='L243' href='#L243'><span>243:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.58M</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>5.58M</pre></td><td class='code'><pre>                             <div class='tooltip'>(<span class='tooltip-content'>5.58M</span></div><div class='tooltip'>MI.isRegSequence()<span class='tooltip-content'>5.58M</span></div> || <div class='tooltip'>MI.isInsertSubreg()<span class='tooltip-content'>5.24M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338k</span>, <span class='None'>False</span>: <span class='covered-line'>5.24M</span>]
  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208k</span>, <span class='None'>False</span>: <span class='covered-line'>5.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>5.58M</pre></td><td class='code'><pre>                              <div class='tooltip'>MI.isExtractSubreg()<span class='tooltip-content'>5.03M</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L245' href='#L245'><span>245:31</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.03M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L243'><span>243:14</span></a></span>) to (<span class='line-number'><a href='#L243'><span>245:53</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (243:14)
     Condition C2 --> (243:30)
     Condition C3 --> (244:31)
     Condition C4 --> (244:53)
     Condition C5 --> (245:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  -  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  F,  F,  F  = F      }
  4 { F,  T,  T,  -,  -  = T      }
  5 { F,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>11.5M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Check whether \p MI is a copy like instruction that is</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// not recognized by the register coalescer.</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>8.30M</pre></td><td class='code'><pre>    bool isUncoalescableCopy(const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>8.30M</pre></td><td class='code'><pre>      return MI.isBitcast() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L251' href='#L251'><span>251:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.4k</span>, <span class='None'>False</span>: <span class='covered-line'>8.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>8.30M</pre></td><td class='code'><pre>             <div class='tooltip'>(<span class='tooltip-content'>8.28M</span></div><div class='tooltip'>!DisableAdvCopyOpt<span class='tooltip-content'>8.28M</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L252' href='#L252'><span>252:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.28M</span>, <span class='None'>False</span>: <span class='covered-line'>34</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>              <div class='tooltip'>(<span class='tooltip-content'>8.28M</span></div><div class='tooltip'>MI.isRegSequenceLike()<span class='tooltip-content'>8.28M</span></div> || <div class='tooltip'>MI.isInsertSubregLike()<span class='tooltip-content'>8.28M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.06k</span>, <span class='None'>False</span>: <span class='covered-line'>8.28M</span>]
  Branch (<span class='line-number'><a name='L253' href='#L253'><span>253:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.13k</span>, <span class='None'>False</span>: <span class='covered-line'>8.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>               <div class='tooltip'>MI.isExtractSubregLike()<span class='tooltip-content'>8.28M</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.1k</span>, <span class='None'>False</span>: <span class='covered-line'>8.26M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L251'><span>251:14</span></a></span>) to (<span class='line-number'><a href='#L251'><span>254:42</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (251:14)
     Condition C2 --> (252:15)
     Condition C3 --> (253:16)
     Condition C4 --> (253:42)
     Condition C5 --> (254:16)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  -  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  F,  F,  F  = F      }
  4 { F,  T,  T,  -,  -  = T      }
  5 { F,  T,  F,  F,  T  = T      }
  6 { F,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,6)
  C5-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>8.30M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;rewriteSource(MachineInstr &amp;CopyLike,</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                RegSubRegPair Def, RewriteMapTy &amp;RewriteMap);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Set of copies to virtual registers keyed by source register.  Never</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // holds any physreg which requires def tracking.</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    DenseMap&lt;RegSubRegPair, MachineInstr *&gt; CopySrcMIs;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // MachineFunction::Delegate implementation. Used to maintain CopySrcMIs.</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>8.16k</pre></td><td class='code'><pre>    void MF_HandleInsertion(MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>8.16k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>8.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>3.07M</pre></td><td class='code'><pre>    bool getCopySrc(MachineInstr &amp;MI, RegSubRegPair &amp;SrcPair) {</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>3.07M</pre></td><td class='code'><pre>      if (!MI.isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L270' href='#L270'><span>270:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.0k</span>, <span class='None'>False</span>: <span class='covered-line'>3.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>71.0k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      unsigned SrcSubReg = MI.getOperand(1).getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>      if (!SrcReg.isVirtual() &amp;&amp; <div class='tooltip'>!MRI-&gt;isConstantPhysReg(SrcReg)<span class='tooltip-content'>1.36M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36M</span>, <span class='None'>False</span>: <span class='covered-line'>1.63M</span>]
  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35M</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L275'><span>275:11</span></a></span>) to (<span class='line-number'><a href='#L275'><span>275:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (275:11)
     Condition C2 --> (275:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>1.64M</pre></td><td class='code'><pre>      SrcPair = RegSubRegPair(SrcReg, SrcSubReg);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>1.64M</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>3.00M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If a COPY instruction is to be deleted or changed, we should also remove</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it from CopySrcMIs.</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>    void deleteChangedCopy(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>      RegSubRegPair SrcPair;</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>171k</pre></td><td class='code'><pre>      if (!getCopySrc(MI, SrcPair))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L286' href='#L286'><span>286:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.0k</span>, <span class='None'>False</span>: <span class='covered-line'>100k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>71.0k</pre></td><td class='code'><pre>        return;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      auto It = CopySrcMIs.find(SrcPair);</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      if (It != CopySrcMIs.end() &amp;&amp; <div class='tooltip'>It-&gt;second == &amp;MI<span class='tooltip-content'>84.9k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>78.0k</span>]
  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.9k</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
  Branch (<span class='line-number'><a name='L290' href='#L290'><span>290:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>62.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L290'><span>290:11</span></a></span>) to (<span class='line-number'><a href='#L290'><span>290:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (290:11)
     Condition C2 --> (290:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>        CopySrcMIs.erase(It);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>    void MF_HandleRemoval(MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>      deleteChangedCopy(MI);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    void MF_HandleChangeDesc(MachineInstr &amp;MI, const MCInstrDesc &amp;TID) override</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>    {</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>      deleteChangedCopy(MI);</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>79.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Helper class to hold instructions that are inside recurrence cycles.</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The recurrence cycle is formulated around 1) a def operand and its</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// tied use operand, or 2) a def operand and a use operand that is commutable</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// with another use operand which is tied to the def operand. In the latter</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// case, index of the tied use operand and the commutable use operand are</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// maintained with CommutePair.</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class RecurrenceInstr {</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    using IndexPair = std::pair&lt;unsigned, unsigned&gt;;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    RecurrenceInstr(MachineInstr *MI) : MI(MI) {}</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    RecurrenceInstr(MachineInstr *MI, unsigned Idx1, unsigned Idx2)</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>      : MI(MI), CommutePair(std::make_pair(Idx1, Idx2)) {}</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>155</pre></td><td class='code'><pre>    MachineInstr *getMI() const { return MI; }</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    std::optional&lt;IndexPair&gt; getCommutePair() const { return CommutePair; }</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr *MI;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    std::optional&lt;IndexPair&gt; CommutePair;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Helper class to hold a reply for ValueTracker queries.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Contains the returned sources for a given search and the instructions</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// where the sources were tracked from.</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class ValueTrackerResult {</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Track all sources found by one ValueTracker query.</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVector&lt;RegSubRegPair, 2&gt; RegSrcs;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Instruction using the sources in &apos;RegSrcs&apos;.</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr *Inst = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>4.58M</pre></td><td class='code'><pre>    ValueTrackerResult() = default;</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    ValueTrackerResult(Register Reg, unsigned SubReg) {</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      addSource(Reg, SubReg);</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>12.5M</pre></td><td class='code'><pre>    bool isValid() const { return getNumSources() &gt; 0; }</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    void setInst(const MachineInstr *I) { Inst = I; }</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>    const MachineInstr *getInst() const { return Inst; }</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    void clear() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSrcs.clear();</span></pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Inst = nullptr;</span></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    void addSource(Register SrcReg, unsigned SrcSubReg) {</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      RegSrcs.push_back(RegSubRegPair(SrcReg, SrcSubReg));</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    void setSource(int Idx, Register SrcReg, unsigned SrcSubReg) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      assert(Idx &lt; getNumSources() &amp;&amp; &quot;Reg pair source out of index&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      RegSrcs[Idx] = RegSubRegPair(SrcReg, SrcSubReg);</span></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>26.0M</pre></td><td class='code'><pre>    int getNumSources() const { return RegSrcs.size(); }</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    RegSubRegPair getSrc(int Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      return RegSrcs[Idx];</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>    Register getSrcReg(int Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>      assert(Idx &lt; getNumSources() &amp;&amp; &quot;Reg source out of index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>      return RegSrcs[Idx].Reg;</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>3.93M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    unsigned getSrcSubReg(int Idx) const {</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>      assert(Idx &lt; getNumSources() &amp;&amp; &quot;SubReg source out of index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>      return RegSrcs[Idx].SubReg;</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>2.43M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    bool operator==(const ValueTrackerResult &amp;Other) const {</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      if (Other.getInst() != getInst())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      if (Other.getNumSources() != getNumSources())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      <div class='tooltip'>for (int i = 0, e = Other.getNumSources(); <span class='tooltip-content'>12</span></div>i != e; <div class='tooltip'>++i<span class='tooltip-content'>19</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L386' href='#L386'><span>386:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>        if (Other.getSrcReg(i) != getSrcReg(i) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>            Other.getSrcSubReg(i) != getSrcSubReg(i))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L388' href='#L388'><span>388:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L387'><span>387:13</span></a></span>) to (<span class='line-number'><a href='#L387'><span>388:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (387:13)
     Condition C2 --> (388:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Helper class to track the possible sources of a value defined by</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// a (chain of) copy related instructions.</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Given a definition (instruction and definition index), this class</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// follows the use-def chain to find successive suitable sources.</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The given source can be used to rewrite the definition into</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// def = COPY src.</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instance, let us consider the following snippet:</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// v0 =</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// v2 = INSERT_SUBREG v1, v0, sub0</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// def = COPY v2.sub0</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Using a ValueTracker for def = COPY v2.sub0 will give the following</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// suitable sources:</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// v2.sub0 and v0.</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Then, def can be rewritten into def = COPY v0.</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  class ValueTracker {</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  private:</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// The current point into the use-def chain.</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr *Def = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// The index of the definition in Def.</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned DefIdx = 0;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// The sub register index of the definition.</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    unsigned DefSubReg;</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// The register where the value can be found.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register Reg;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// MachineRegisterInfo used to perform tracking.</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Optional TargetInstrInfo used to perform some complex tracking.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const TargetInstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Dispatcher to the right underlying implementation of getNextSource.</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceImpl();</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for Copy instructions.</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromCopy();</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for Bitcast instructions.</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromBitcast();</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for RegSequence instructions.</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromRegSequence();</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for InsertSubreg instructions.</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromInsertSubreg();</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for ExtractSubreg instructions.</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromExtractSubreg();</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for SubregToReg instructions.</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromSubregToReg();</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Specialized version of getNextSource for PHI instructions.</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSourceFromPHI();</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  public:</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Create a ValueTracker instance for the value defined by \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \p DefSubReg represents the sub register index the value tracker will</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// track. It does not need to match the sub register index used in the</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// definition of \p Reg.</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// If \p Reg is a physical register, a value tracker constructed with</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// this constructor will not find any alternative source.</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Indeed, when \p Reg is a physical register that constructor does not</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// know which definition of \p Reg it should track.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Use the next constructor to track a physical register.</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTracker(Register Reg, unsigned DefSubReg,</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                 const TargetInstrInfo *TII = nullptr)</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>        : DefSubReg(DefSubReg), Reg(Reg), MRI(MRI), TII(TII) {</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>      if (!Reg.isPhysical()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L468' href='#L468'><span>468:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.80M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>        Def = MRI.getVRegDef(Reg);</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>        DefIdx = MRI.def_begin(Reg).getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// Following the use-def chain, get the next available source</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// for the tracked value.</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// \return A ValueTrackerResult containing a set of registers</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// and sub registers with tracked values. A ValueTrackerResult with</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    /// an empty set of registers means no source was found.</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    ValueTrackerResult getNextSource();</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char PeepholeOptimizer::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::PeepholeOptimizerID = PeepholeOptimizer::ID;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(PeepholeOptimizer, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>                      &quot;Peephole Optimizations&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineDominatorTree)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(MachineLoopInfo)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(PeepholeOptimizer, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Peephole Optimizations&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If instruction is a copy-like instruction, i.e. it reads a single register</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and writes a single register and it does not modify the source, and if the</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// source value is preserved as a sub-register of the result, then replace all</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// reachable uses of the source with the subreg of the result.</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Do not generate an EXTRACT that is used only in a debug use, as this changes</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the code. Since this code does not currently share EXTRACTs, just ignore all</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// debug uses.</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>optimizeExtInstr(MachineInstr &amp;MI, MachineBasicBlock &amp;MBB,</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>                 SmallPtrSetImpl&lt;MachineInstr*&gt; &amp;LocalMIs) {</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>  Register SrcReg, DstReg;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>  unsigned SubIdx;</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>  if (!TII-&gt;isCoalescableExtInstr(MI, SrcReg, DstReg, SubIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.84M</span>, <span class='None'>False</span>: <span class='covered-line'>8.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>7.84M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>8.71k</pre></td><td class='code'><pre>  if (DstReg.isPhysical() || <div class='tooltip'>SrcReg.isPhysical()<span class='tooltip-content'>8.70k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>8.70k</span>]
  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.70k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L511'><span>511:7</span></a></span>) to (<span class='line-number'><a href='#L511'><span>511:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (511:7)
     Condition C2 --> (511:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>8.70k</pre></td><td class='code'><pre>  if (MRI-&gt;hasOneNonDBGUse(SrcReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L514' href='#L514'><span>514:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.60k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // No other uses.</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>7.60k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ensure DstReg can get a register class that actually supports</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sub-registers. Don&apos;t change the class until we commit.</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  const TargetRegisterClass *DstRC = MRI-&gt;getRegClass(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  DstRC = TRI-&gt;getSubClassWithSubReg(DstRC, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (!DstRC)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L522' href='#L522'><span>522:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The ext instr may be operating on a sub-register of SrcReg as well.</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PPC::EXTSW is a 32 -&gt; 64-bit sign extension, but it reads a 64-bit</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register.</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If UseSrcSubIdx is Set, SubIdx also applies to SrcReg, and only uses of</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // SrcReg:SubIdx should be replaced.</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  bool UseSrcSubIdx =</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>      TRI-&gt;getSubClassWithSubReg(MRI-&gt;getRegClass(SrcReg), SubIdx) != nullptr;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The source has other uses. See if we can replace the other uses with use of</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the result of the extension.</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  SmallPtrSet&lt;MachineBasicBlock*, 4&gt; ReachedBBs;</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  for (MachineInstr &amp;UI : MRI-&gt;use_nodbg_instructions(DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L536' href='#L536'><span>536:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.46k</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>1.46k</pre></td><td class='code'><pre>    ReachedBBs.insert(UI.getParent());</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Uses that are in the same BB of uses of the result of the instruction.</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand*, 8&gt; Uses;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Uses that the result of the instruction can reach.</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand*, 8&gt; ExtendedUses;</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  bool ExtendLife = true;</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  for (MachineOperand &amp;UseMO : MRI-&gt;use_nodbg_operands(SrcReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>360</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    MachineInstr *UseMI = UseMO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    if (UseMI == &amp;MI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L548' href='#L548'><span>548:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>571</span>, <span class='None'>False</span>: <span class='covered-line'>1.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>571</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    if (UseMI-&gt;isPHI()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      ExtendLife = false;</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only accept uses of SrcReg:SubIdx.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    if (UseSrcSubIdx &amp;&amp; <div class='tooltip'>UseMO.getSubReg() != SubIdx<span class='tooltip-content'>16</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L557'><span>557:9</span></a></span>) to (<span class='line-number'><a href='#L557'><span>557:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (557:9)
     Condition C2 --> (557:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It&apos;s an error to translate this:</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %reg1025 = &lt;sext&gt; %reg1024</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     ...</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %reg1026 = SUBREG_TO_REG 0, %reg1024, 4</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // into this:</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %reg1025 = &lt;sext&gt; %reg1024</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //     ...</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %reg1027 = COPY %reg1025:4</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //    %reg1026 = SUBREG_TO_REG 0, %reg1027, 4</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The problem here is that SUBREG_TO_REG is there to assert that an</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // implicit zext occurs. It doesn&apos;t insert a zext instruction. If we allow</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the COPY here, it will give us the value after the &lt;sext&gt;, not the</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // original value of %reg1024 before &lt;sext&gt;.</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    if (UseMI-&gt;getOpcode() == TargetOpcode::SUBREG_TO_REG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L577' href='#L577'><span>577:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    MachineBasicBlock *UseMBB = UseMI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    if (UseMBB == &amp;MBB) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L581' href='#L581'><span>581:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>397</span>, <span class='None'>False</span>: <span class='covered-line'>755</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Local uses that come after the extension.</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>397</pre></td><td class='code'><pre>      if (!LocalMIs.count(UseMI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>194</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>        Uses.push_back(&amp;UseMO);</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>755</pre></td><td class='code'><pre>    } else if (ReachedBBs.count(UseMBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>742</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Non-local uses where the result of the extension is used. Always</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // replace these unless it&apos;s a PHI.</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>      Uses.push_back(&amp;UseMO);</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>    } else if (Aggressive &amp;&amp; <div class='tooltip'><span class='red'>DT-&gt;dominates(&amp;MBB, UseMBB)</span><span class='tooltip-content'>0</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>742</span>]
  Branch (<span class='line-number'><a name='L589' href='#L589'><span>589:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L589'><span>589:16</span></a></span>) to (<span class='line-number'><a href='#L589'><span>589:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (589:16)
     Condition C2 --> (589:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We may want to extend the live range of the extension result in order</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to replace these uses.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ExtendedUses.push_back(&amp;UseMO);</span></pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre><span class='red'>    }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Both will be live out of the def MBB anyway. Don&apos;t extend live range of</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the extension result.</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>      ExtendLife = false;</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (ExtendLife &amp;&amp; <div class='tooltip'>!ExtendedUses.empty()<span class='tooltip-content'>312</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>312</span>, <span class='None'>False</span>: <span class='covered-line'>790</span>]
  Branch (<span class='line-number'><a name='L601' href='#L601'><span>601:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>312</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L601'><span>601:7</span></a></span>) to (<span class='line-number'><a href='#L601'><span>601:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (601:7)
     Condition C2 --> (601:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extend the liveness of the extension result.</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Uses.append(ExtendedUses.begin(), ExtendedUses.end())</span>;</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now replace all uses.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  if (!Uses.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>923</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    SmallPtrSet&lt;MachineBasicBlock*, 4&gt; PHIBBs;</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Look for PHI uses of the extended result, we don&apos;t want to extend the</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // liveness of a PHI input. It breaks all kinds of assumptions down</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // stream. A PHI use is expected to be the kill of its source values.</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    for (MachineInstr &amp;UI : MRI-&gt;use_nodbg_instructions(DstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L613' href='#L613'><span>613:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='None'>False</span>: <span class='covered-line'>179</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>      if (UI.isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>269</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        PHIBBs.insert(UI.getParent());</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = MRI-&gt;getRegClass(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>    for (unsigned i = 0, e = Uses.size(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>216</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L618' href='#L618'><span>618:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>179</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      MachineOperand *UseMO = Uses[i];</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      MachineInstr *UseMI = UseMO-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      MachineBasicBlock *UseMBB = UseMI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      if (PHIBBs.count(UseMBB))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span>;</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // About to add uses of DstReg, clear DstReg&apos;s kill flags.</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      if (!Changed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L626' href='#L626'><span>626:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>        MRI-&gt;clearKillFlags(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>        MRI-&gt;constrainRegClass(DstReg, DstRC);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // SubReg defs are illegal in machine SSA phase,</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we should not generate SubReg defs.</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // For example, for the instructions:</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %1:g8rc_and_g8rc_nox0 = EXTSW %0:g8rc</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %3:gprc_and_gprc_nor0 = COPY %0.sub_32:g8rc</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We should generate:</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %1:g8rc_and_g8rc_nox0 = EXTSW %0:g8rc</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %6:gprc_and_gprc_nor0 = COPY %1.sub_32:g8rc_and_g8rc_nox0</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // %3:gprc_and_gprc_nor0 = COPY %6:gprc_and_gprc_nor0</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      if (UseSrcSubIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>215</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        RC = MRI-&gt;getRegClass(UseMI-&gt;getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      Register NewVR = MRI-&gt;createVirtualRegister(RC);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      BuildMI(*UseMBB, UseMI, UseMI-&gt;getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::COPY), NewVR)</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>        .addReg(DstReg, 0, SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      if (UseSrcSubIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L652' href='#L652'><span>652:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>215</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        UseMO-&gt;setSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      UseMO-&gt;setReg(NewVR);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      ++NumReuse;</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>      Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If the instruction is a compare and the previous instruction it&apos;s comparing</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// against already sets (or could be modified to set) the same flag as the</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// compare, then we can remove the comparison and use the flag from the</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// previous instruction.</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>bool PeepholeOptimizer::optimizeCmpInstr(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If this instruction is a comparison against zero and isn&apos;t comparing a</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // physical register, we can try to optimize it.</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  Register SrcReg, SrcReg2;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  int64_t CmpMask, CmpValue;</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>  if (!TII-&gt;analyzeCompare(MI, SrcReg, SrcReg2, CmpMask, CmpValue) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L673' href='#L673'><span>673:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.4k</span>, <span class='None'>False</span>: <span class='covered-line'>87.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>      <div class='tooltip'>SrcReg.isPhysical()<span class='tooltip-content'>87.8k</span></div> || <div class='tooltip'>SrcReg2.isPhysical()<span class='tooltip-content'>87.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>87.8k</span>]
  Branch (<span class='line-number'><a name='L674' href='#L674'><span>674:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>87.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L673'><span>673:7</span></a></span>) to (<span class='line-number'><a href='#L673'><span>674:50</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (673:7)
     Condition C2 --> (674:7)
     Condition C3 --> (674:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>41.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attempt to optimize the comparison instruction.</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Attempting to optimize compare: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>125</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>8</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>125</span>, <span class='None'>False</span>: <span class='covered-line'>87.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>  if (TII-&gt;optimizeCompareInstr(MI, SrcReg, SrcReg2, CmpMask, CmpValue, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L679' href='#L679'><span>679:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.69k</span>, <span class='None'>False</span>: <span class='covered-line'>82.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;  -&gt; Successfully optimized compare!\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>11</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>5.68k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>    ++NumCmps;</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>5.69k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>82.1k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>87.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Optimize a select instruction.</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::optimizeSelect(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>                            SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;LocalMIs) {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  unsigned TrueOp = 0;</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  unsigned FalseOp = 0;</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  bool Optimizable = false;</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  SmallVector&lt;MachineOperand, 4&gt; Cond;</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>  if (TII-&gt;analyzeSelect(MI, Cond, TrueOp, FalseOp, Optimizable))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>  if (!Optimizable)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L697' href='#L697'><span>697:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>  if (!TII-&gt;optimizeSelect(MI, LocalMIs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L699' href='#L699'><span>699:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>998</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Deleting select: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  ++NumSelects;</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check if a simpler conditional branch can be generated.</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>94.2k</pre></td><td class='code'><pre>bool PeepholeOptimizer::optimizeCondBranch(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>94.2k</pre></td><td class='code'><pre>  return TII-&gt;optimizeCondBranch(MI);</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>94.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try to find the next source that share the same register file</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// for the value defined by \p Reg and \p SubReg.</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// When true is returned, the \p RewriteMap can be used by the client to</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// retrieve all Def -&gt; Use along the way up to the next source. Any found</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Use that is not itself a key for another entry, is the next source to</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// use. During the search for the next source, multiple sources can be found</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// given multiple incoming sources of a PHI instruction. In this case, we</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// look in each PHI source for the next source; all found next sources must</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// share the same register file as \p Reg and \p SubReg. The client should</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// then be capable to rewrite all intermediate PHIs to get the next source.</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return False if no alternative sources are available. True otherwise.</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::findNextSource(RegSubRegPair RegSubReg,</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>                                       RewriteMapTy &amp;RewriteMap) {</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not try to find a new source for a physical register.</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // So far we do not have any motivating example for doing that.</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Thus, instead of maintaining untested code, we will revisit that if</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that changes at some point.</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  Register Reg = RegSubReg.Reg;</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  if (Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  const TargetRegisterClass *DefRC = MRI-&gt;getRegClass(Reg);</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  SmallVector&lt;RegSubRegPair, 4&gt; SrcToLook;</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  RegSubRegPair CurSrcPair = RegSubReg;</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  SrcToLook.push_back(CurSrcPair);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  unsigned PHICount = 0;</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>    CurSrcPair = SrcToLook.pop_back_val();</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // As explained above, do not handle physical registers</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>    if (CurSrcPair.Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L742' href='#L742'><span>742:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.80M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>    ValueTracker ValTracker(CurSrcPair.Reg, CurSrcPair.SubReg, *MRI, TII);</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Follow the chain of copies until we find a more suitable source, a phi</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // or have to abort.</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>    while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>      ValueTrackerResult Res = ValTracker.getNextSource();</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Abort at the end of a chain (without finding a suitable source).</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>      if (!Res.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L752' href='#L752'><span>752:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>736k</span>, <span class='None'>False</span>: <span class='covered-line'>3.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>736k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Insert the Def -&gt; Use entry for the recently found source.</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      ValueTrackerResult CurSrcRes = RewriteMap.lookup(CurSrcPair);</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      if (CurSrcRes.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L757' href='#L757'><span>757:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>3.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        assert(CurSrcRes == Res &amp;&amp; &quot;ValueTrackerResult found must match&quot;);</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // An existent entry with multiple sources is a PHI cycle we must avoid.</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Otherwise it&apos;s an entry with a valid next source we already found.</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (CurSrcRes.getNumSources() &gt; 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L761' href='#L761'><span>761:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>(dbgs()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                     &lt;&lt; &quot;findNextSource: found PHI cycle, aborting...\n&quot;);</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      RewriteMap.insert(std::make_pair(CurSrcPair, Res));</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ValueTrackerResult usually have one source unless it&apos;s the result from</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // a PHI instruction. Add the found PHI edges to be looked up further.</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      unsigned NumSrcs = Res.getNumSources();</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      if (NumSrcs &gt; 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L773' href='#L773'><span>773:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.23k</span>, <span class='None'>False</span>: <span class='covered-line'>3.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>        PHICount++;</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>        if (PHICount &gt;= RewritePHILimit) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;findNextSource: PHI limit reached\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>6.69k</pre></td><td class='code'><pre>        <div class='tooltip'>for (unsigned i = 0; <span class='tooltip-content'>2.22k</span></div>i &lt; NumSrcs; <div class='tooltip'>++i<span class='tooltip-content'>4.46k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L780' href='#L780'><span>780:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.46k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>          SrcToLook.push_back(Res.getSrc(i));</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>2.23k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      CurSrcPair = Res.getSrc(0);</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Do not extend the live-ranges of physical registers as they add</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // constraints to the register allocator. Moreover, if we want to extend</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the live-range of a physical register, unlike SSA virtual register,</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // we will have to check that they aren&apos;t redefine before the related use.</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      if (CurSrcPair.Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L790' href='#L790'><span>790:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49M</span>, <span class='None'>False</span>: <span class='covered-line'>1.76M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Keep following the chain if the value isn&apos;t any better yet.</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      const TargetRegisterClass *SrcRC = MRI-&gt;getRegClass(CurSrcPair.Reg);</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      if (!TRI-&gt;shouldRewriteCopySrc(DefRC, RegSubReg.SubReg, SrcRC,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19M</span>, <span class='None'>False</span>: <span class='covered-line'>568k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>                                     CurSrcPair.SubReg))</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>1.19M</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We currently cannot deal with subreg operands on PHI instructions</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // (see insertPHI()).</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>      if (PHICount &gt; 0 &amp;&amp; <div class='tooltip'>CurSrcPair.SubReg != 0<span class='tooltip-content'>532</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>532</span>, <span class='None'>False</span>: <span class='covered-line'>568k</span>]
  Branch (<span class='line-number'><a name='L801' href='#L801'><span>801:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>419</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L801'><span>801:11</span></a></span>) to (<span class='line-number'><a href='#L801'><span>801:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (801:11)
     Condition C2 --> (801:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We found a suitable source, and are done with this chain.</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>  } while (<div class='tooltip'>!SrcToLook.empty()<span class='tooltip-content'>570k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L807' href='#L807'><span>807:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.45k</span>, <span class='None'>False</span>: <span class='covered-line'>568k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we did not find a more suitable source, there is nothing to optimize.</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  return CurSrcPair.Reg != Reg;</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Insert a PHI instruction with incoming edges \p SrcRegs that are</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// guaranteed to have the same register class. This is necessary whenever we</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// successfully traverse a PHI instruction and find suitable sources coming</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// from its edges. By inserting a new PHI, we provide a rewritten PHI def</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// suitable to be used in a new COPY instruction.</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineInstr &amp;</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>insertPHI(MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII,</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          const SmallVectorImpl&lt;RegSubRegPair&gt; &amp;SrcRegs,</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>          MachineInstr &amp;OrigPHI) {</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  assert(!SrcRegs.empty() &amp;&amp; &quot;No sources to create a PHI instruction?&quot;);</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  const TargetRegisterClass *NewRC = MRI.getRegClass(SrcRegs[0].Reg);</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // NewRC is only correct if no subregisters are involved. findNextSource()</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // should have rejected those cases already.</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  assert(SrcRegs[0].SubReg == 0 &amp;&amp; &quot;should not have subreg operand&quot;);</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  Register NewVR = MRI.createVirtualRegister(NewRC);</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  MachineBasicBlock *MBB = OrigPHI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = BuildMI(*MBB, &amp;OrigPHI, OrigPHI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>                                    TII.get(TargetOpcode::PHI), NewVR);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  unsigned MBBOpIdx = 2;</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  for (const RegSubRegPair &amp;RegPair : SrcRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L834' href='#L834'><span>834:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>374</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    MIB.addReg(RegPair.Reg, 0, RegPair.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    MIB.addMBB(OrigPHI.getOperand(MBBOpIdx).getMBB());</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Since we&apos;re extended the lifetime of RegPair.Reg, clear the</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // kill flags to account for that and make RegPair.Reg reaches</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the new PHI.</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    MRI.clearKillFlags(RegPair.Reg);</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    MBBOpIdx += 2;</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  return *MIB;</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Interface to query instructions amenable to copy rewriting.</pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>protected:</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;CopyLike;</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned CurrentSrcIdx = 0;   ///&lt; The index of the source being rewritten.</pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>2.47M</pre></td><td class='code'><pre>  Rewriter(MachineInstr &amp;CopyLike) : CopyLike(CopyLike) {}</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>2.47M</pre></td><td class='code'><pre>  virtual ~Rewriter() = default;</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Get the next rewritable source (SrcReg, SrcSubReg) and</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the related value that it affects (DstReg, DstSubReg).</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// A source is considered rewritable if its register class and the</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// register class of the related DstReg may not be register</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// coalescer friendly. In other words, given a copy-like instruction</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// not all the arguments may be returned at rewritable source, since</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// some arguments are none to be register coalescer friendly.</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Each call of this method moves the current source to the next</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// rewritable source.</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// For instance, let CopyLike be the instruction to rewrite.</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// CopyLike has one definition and one source:</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dst.dstSubIdx = CopyLike src.srcSubIdx.</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The first call will give the first rewritable source, i.e.,</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// the only source this instruction has:</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (SrcReg, SrcSubReg) = (src, srcSubIdx).</pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// This source defines the whole definition, i.e.,</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (DstReg, DstSubReg) = (dst, dstSubIdx).</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The second and subsequent calls will return false, as there is only one</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// rewritable source.</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \return True if a rewritable source has been found, false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The output arguments are valid if and only if true is returned.</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       RegSubRegPair &amp;Dst) = 0;</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Rewrite the current source with \p NewReg and \p NewSubReg if possible.</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \return True if the rewriting was possible, false otherwise.</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) = 0;</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewriter for COPY instructions.</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class CopyRewriter : public Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  CopyRewriter(MachineInstr &amp;MI) : Rewriter(MI) {</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    assert(MI.isCopy() &amp;&amp; &quot;Expected copy instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  virtual ~CopyRewriter() = default;</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>4.37M</pre></td><td class='code'><pre>                               RegSubRegPair &amp;Dst) override {</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // CurrentSrcIdx &gt; 0 means this function has already been called.</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>4.37M</pre></td><td class='code'><pre>    if (CurrentSrcIdx &gt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L902' href='#L902'><span>902:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18M</span>, <span class='None'>False</span>: <span class='covered-line'>2.18M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is the first call to getNextRewritableSource.</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Move the CurrentSrcIdx to remember that we made that call.</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    CurrentSrcIdx = 1;</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The rewritable source is the argument.</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    const MachineOperand &amp;MOSrc = CopyLike.getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    Src = RegSubRegPair(MOSrc.getReg(), MOSrc.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // What we track are the alternative sources of the definition.</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    const MachineOperand &amp;MODef = CopyLike.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    Dst = RegSubRegPair(MODef.getReg(), MODef.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>4.37M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>  bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override {</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>    if (CurrentSrcIdx != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L917' href='#L917'><span>917:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>68.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>    MachineOperand &amp;MOSrc = CopyLike.getOperand(CurrentSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>    MOSrc.setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>    MOSrc.setSubReg(NewSubReg);</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper class to rewrite uncoalescable copy like instructions</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// into new COPY (coalescable friendly) instructions.</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class UncoalescableRewriter : public Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned NumDefs;  ///&lt; Number of defs in the bitcast.</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  UncoalescableRewriter(MachineInstr &amp;MI) : Rewriter(MI) {</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    NumDefs = MI.getDesc().getNumDefs();</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see See Rewriter::getNextRewritableSource()</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// All such sources need to be considered rewritable in order to</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// rewrite a uncoalescable copy-like instruction. This method return</pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// each definition that must be checked if rewritable.</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>                               RegSubRegPair &amp;Dst) override {</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the next non-dead definition and continue from there.</pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>    if (CurrentSrcIdx == NumDefs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L943' href='#L943'><span>943:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>576</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    while (CopyLike.getOperand(CurrentSrcIdx).isDead()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L946' href='#L946'><span>946:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ++CurrentSrcIdx;</span></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>CurrentSrcIdx == NumDefs</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // What we track are the alternative sources of the definition.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    Src = RegSubRegPair(0, 0);</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    const MachineOperand &amp;MODef = CopyLike.getOperand(CurrentSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    Dst = RegSubRegPair(MODef.getReg(), MODef.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    CurrentSrcIdx++;</pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Specialized rewriter for INSERT_SUBREG instruction.</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class InsertSubregRewriter : public Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  InsertSubregRewriter(MachineInstr &amp;MI) : Rewriter(MI) {</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    assert(MI.isInsertSubreg() &amp;&amp; &quot;Invalid instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see See Rewriter::getNextRewritableSource()</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Here CopyLike has the following form:</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dst = INSERT_SUBREG Src1, Src2.src2SubIdx, subIdx.</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Src1 has the same register class has dst, hence, there is</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// nothing to rewrite.</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Src2.src2SubIdx, may not be register coalescer friendly.</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Therefore, the first call to this method returns:</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (SrcReg, SrcSubReg) = (Src2, src2SubIdx).</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (DstReg, DstSubReg) = (dst, subIdx).</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Subsequence calls will return false.</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>                               RegSubRegPair &amp;Dst) override {</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we already get the only source we can rewrite, return false.</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>208k</pre></td><td class='code'><pre>    if (CurrentSrcIdx == 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L987' href='#L987'><span>987:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are looking at v2 = INSERT_SUBREG v0, v1, sub0.</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    CurrentSrcIdx = 2;</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    const MachineOperand &amp;MOInsertedReg = CopyLike.getOperand(2);</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    Src = RegSubRegPair(MOInsertedReg.getReg(), MOInsertedReg.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    const MachineOperand &amp;MODef = CopyLike.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We want to track something that is compatible with the</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // partial definition.</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    if (MODef.getSubReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L997' href='#L997'><span>997:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>104k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Bail if we have to compose sub-register indices.</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    Dst = RegSubRegPair(MODef.getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>                        (unsigned)CopyLike.getOperand(3).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override {</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    if (CurrentSrcIdx != 2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are rewriting the inserted reg.</pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    MachineOperand &amp;MO = CopyLike.getOperand(CurrentSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    MO.setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    MO.setSubReg(NewSubReg);</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Specialized rewriter for EXTRACT_SUBREG instruction.</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ExtractSubregRewriter : public Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo &amp;TII;</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ExtractSubregRewriter(MachineInstr &amp;MI, const TargetInstrInfo &amp;TII)</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      : <span class='red'>Rewriter(MI)</span>, TII(<span class='red'>TII</span>) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(MI.isExtractSubreg() &amp;&amp; &quot;Invalid instruction&quot;);</span></pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see Rewriter::getNextRewritableSource()</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Here CopyLike has the following form:</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dst.dstSubIdx = EXTRACT_SUBREG Src, subIdx.</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// There is only one rewritable source: Src.subIdx,</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// which defines dst.dstSubIdx.</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                               RegSubRegPair &amp;Dst) override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we already get the only source we can rewrite, return false.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurrentSrcIdx == 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1034' href='#L1034'><span>1034:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are looking at v1 = EXTRACT_SUBREG v0, sub0.</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>CurrentSrcIdx = 1;</span></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const MachineOperand &amp;MOExtractedReg = CopyLike.getOperand(1);</span></pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have to compose sub-register indices, bail out.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>MOExtractedReg.getSubReg()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1040' href='#L1040'><span>1040:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>Src = RegSubRegPair(MOExtractedReg.getReg(),</span></pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                        CopyLike.getOperand(2).getImm());</span></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We want to track something that is compatible with the definition.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const MachineOperand &amp;MODef = CopyLike.getOperand(0);</span></pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Dst = RegSubRegPair(MODef.getReg(), MODef.getSubReg());</span></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The only source we can rewrite is the input register.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>CurrentSrcIdx != 1</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1054' href='#L1054'><span>1054:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>CopyLike.getOperand(CurrentSrcIdx).setReg(NewReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we find a source that does not require to extract something,</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rewrite the operation with a copy.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>!NewSubReg</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1061' href='#L1061'><span>1061:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Move the current index to an invalid position.</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We do not want another call to this method to be able</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to do any change.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CurrentSrcIdx = -1;</span></pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Rewrite the operation as a COPY.</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Get rid of the sub-register index.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CopyLike.removeOperand(2);</span></pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Morph the operation into a COPY.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      CopyLike.setDesc(TII.get(TargetOpcode::COPY));</span></pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true;</span></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>CopyLike.getOperand(CurrentSrcIdx + 1).setImm(NewSubReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Specialized rewriter for REG_SEQUENCE instruction.</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class RegSequenceRewriter : public Rewriter {</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  RegSequenceRewriter(MachineInstr &amp;MI) : Rewriter(MI) {</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    assert(MI.isRegSequence() &amp;&amp; &quot;Invalid instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \see Rewriter::getNextRewritableSource()</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Here CopyLike has the following form:</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// dst = REG_SEQUENCE Src1.src1SubIdx, subIdx1, Src2.src2SubIdx, subIdx2.</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Each call will return a different source, walking all the available</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// source.</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The first call returns:</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (SrcReg, SrcSubReg) = (Src1, src1SubIdx).</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (DstReg, DstSubReg) = (dst, subIdx1).</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// The second call returns:</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (SrcReg, SrcSubReg) = (Src2, src2SubIdx).</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// (DstReg, DstSubReg) = (dst, subIdx2).</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ///</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// And so on, until all the sources have been traversed, then</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// it returns false.</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool getNextRewritableSource(RegSubRegPair &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='covered-line'><pre>664k</pre></td><td class='code'><pre>                               RegSubRegPair &amp;Dst) override {</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are looking at v0 = REG_SEQUENCE v1, sub1, v2, sub2, etc.</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is the first call, move to the first argument.</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>664k</pre></td><td class='code'><pre>    if (CurrentSrcIdx == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1106' href='#L1106'><span>1106:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>495k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>      CurrentSrcIdx = 1;</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Otherwise, move to the next argument and check that it is valid.</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>      CurrentSrcIdx += 2;</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>      if (CurrentSrcIdx &gt;= CopyLike.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1111' href='#L1111'><span>1111:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>326k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    const MachineOperand &amp;MOInsertedReg = CopyLike.getOperand(CurrentSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    Src.Reg = MOInsertedReg.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have to compose sub-register indices, bail out.</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    if ((Src.SubReg = MOInsertedReg.getSubReg()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1117' href='#L1117'><span>1117:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211</span>, <span class='None'>False</span>: <span class='covered-line'>495k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We want to track something that is compatible with the related</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // partial definition.</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    Dst.SubReg = CopyLike.getOperand(CurrentSrcIdx + 1).getImm();</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    const MachineOperand &amp;MODef = CopyLike.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    Dst.Reg = MODef.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have to compose sub-registers, bail.</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>    return MODef.getSubReg() == 0;</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>495k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  bool RewriteCurrentSource(Register NewReg, unsigned NewSubReg) override {</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We cannot rewrite out of bound operands.</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Moreover, rewritable sources are at odd positions.</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    if ((CurrentSrcIdx &amp; 1) != 1 || CurrentSrcIdx &gt; CopyLike.getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23.7k</span>]
  Branch (<span class='line-number'><a name='L1133' href='#L1133'><span>1133:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>23.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1133'><span>1133:9</span></a></span>) to (<span class='line-number'><a href='#L1133'><span>1133:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1133:9)
     Condition C2 --> (1133:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    MachineOperand &amp;MO = CopyLike.getOperand(CurrentSrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    MO.setReg(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    MO.setSubReg(NewSubReg);</pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>23.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Get the appropriated Rewriter for \p MI.</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return A pointer to a dynamically allocated Rewriter or nullptr if no</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// rewriter works for \p MI.</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>static Rewriter *getCopyRewriter(MachineInstr &amp;MI, const TargetInstrInfo &amp;TII) {</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle uncoalescable copy-like instructions.</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  if (MI.isBitcast() || MI.isRegSequenceLike() || MI.isInsertSubregLike() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:25</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
  Branch (<span class='line-number'><a name='L1150' href='#L1150'><span>1150:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>      <div class='tooltip'>MI.isExtractSubregLike()<span class='tooltip-content'>2.46M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1151' href='#L1151'><span>1151:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1150'><span>1150:7</span></a></span>) to (<span class='line-number'><a href='#L1150'><span>1151:31</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1150:7)
     Condition C2 --> (1150:25)
     Condition C3 --> (1150:51)
     Condition C4 --> (1151:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return new UncoalescableRewriter(MI)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1155' href='#L1155'><span>1155:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return nullptr</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>  case TargetOpcode::COPY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1157' href='#L1157'><span>1157:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.18M</span>, <span class='None'>False</span>: <span class='covered-line'>273k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>2.18M</pre></td><td class='code'><pre>    return new CopyRewriter(MI);</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  case TargetOpcode::INSERT_SUBREG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>2.35M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    return new InsertSubregRewriter(MI);</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::EXTRACT_SUBREG:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1161' href='#L1161'><span>1161:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return new ExtractSubregRewriter(MI, TII)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  case TargetOpcode::REG_SEQUENCE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1163' href='#L1163'><span>1163:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>2.29M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>    return new RegSequenceRewriter(MI);</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Given a \p Def.Reg and Def.SubReg  pair, use \p RewriteMap to find</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the new source to use for rewrite. If \p HandleMultipleSources is true and</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// multiple sources for a given \p Def are found along the way, we found a</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PHI instructions that needs to be rewritten.</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// TODO: HandleMultipleSources should be removed once we test PHI handling</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// with coalescable copies.</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static RegSubRegPair</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>getNewSource(MachineRegisterInfo *MRI, const TargetInstrInfo *TII,</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             RegSubRegPair Def,</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>             const PeepholeOptimizer::RewriteMapTy &amp;RewriteMap,</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>             bool HandleMultipleSources = true) {</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>  RegSubRegPair LookupSrc(Def.Reg, Def.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>  while (true) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1180' href='#L1180'><span>1180:10</span></a></span>): [Folded - Ignored]
</pre></div></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>    ValueTrackerResult Res = RewriteMap.lookup(LookupSrc);</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If there are no entries on the map, LookupSrc is the new source.</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>1.24M</pre></td><td class='code'><pre>    if (!Res.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1183' href='#L1183'><span>1183:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568k</span>, <span class='None'>False</span>: <span class='covered-line'>674k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>      return LookupSrc;</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There&apos;s only one source for this definition, keep searching...</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>    unsigned NumSrcs = Res.getNumSources();</pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>    if (NumSrcs == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1188' href='#L1188'><span>1188:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>674k</span>, <span class='None'>False</span>: <span class='covered-line'>197</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>      LookupSrc.Reg = Res.getSrcReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>      LookupSrc.SubReg = Res.getSrcSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>674k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Remove once multiple srcs w/ coalescable copies are supported.</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>    if (!HandleMultipleSources)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1195' href='#L1195'><span>1195:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Multiple sources, recurse into each source to find a new source</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // for it. Then, rewrite the PHI accordingly to its new edges.</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    SmallVector&lt;RegSubRegPair, 4&gt; NewPHISrcs;</pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>561</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; NumSrcs; <div class='tooltip'>++i<span class='tooltip-content'>374</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1201' href='#L1201'><span>1201:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>374</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>      RegSubRegPair PHISrc(Res.getSrcReg(i), Res.getSrcSubReg(i));</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>      NewPHISrcs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>          getNewSource(MRI, TII, PHISrc, RewriteMap, HandleMultipleSources));</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>374</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Build the new PHI node and return its def register as the new source.</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    MachineInstr &amp;OrigPHI = const_cast&lt;MachineInstr &amp;&gt;(*Res.getInst());</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    MachineInstr &amp;NewPHI = insertPHI(*MRI, *TII, NewPHISrcs, OrigPHI);</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;-- getNewSource\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;   Replacing: &quot; &lt;&lt; OrigPHI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;        With: &quot; &lt;&lt; NewPHI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    const MachineOperand &amp;MODef = NewPHI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    return RegSubRegPair(MODef.getReg(), MODef.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return RegSubRegPair(0, 0);</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Optimize generic copy instructions to avoid cross register bank copy.</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The optimization looks through a chain of copies and tries to find a source</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// that has a compatible register class.</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Two register classes are considered to be compatible if they share the same</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register bank.</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// New copies issued by this optimization are register allocator</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// friendly. This optimization does not remove any copy as it may</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// overconstrain the register allocator, but replaces some operands</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// when possible.</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \pre isCoalescableCopy(*MI) is true.</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return True, when \p MI has been rewritten. False otherwise.</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>bool PeepholeOptimizer::optimizeCoalescableCopy(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>  assert(isCoalescableCopy(MI) &amp;&amp; &quot;Invalid argument&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>  assert(MI.getDesc().getNumDefs() == 1 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>         &quot;Coalescer can understand multiple defs?!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>  const MachineOperand &amp;MODef = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not rewrite physical definitions.</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>  if (MODef.getReg().isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>782k</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>782k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the right rewriter for the current copy.</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  std::unique_ptr&lt;Rewriter&gt; CpyRewriter(getCopyRewriter(MI, *TII));</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If none exists, bail out.</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  if (!CpyRewriter)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1244' href='#L1244'><span>1244:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rewrite each rewritable source.</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  RegSubRegPair Src;</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  RegSubRegPair TrackPair;</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>5.24M</pre></td><td class='code'><pre>  while (CpyRewriter-&gt;getNextRewritableSource(Src, TrackPair)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1249' href='#L1249'><span>1249:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.78M</span>, <span class='None'>False</span>: <span class='covered-line'>2.46M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep track of PHI nodes and its incoming edges when looking for sources.</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>2.78M</pre></td><td class='code'><pre>    RewriteMapTy RewriteMap;</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Try to find a more suitable source. If we failed to do so, or get the</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // actual source, move to the next source.</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>2.78M</pre></td><td class='code'><pre>    if (!findNextSource(TrackPair, RewriteMap))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1254' href='#L1254'><span>1254:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.21M</span>, <span class='None'>False</span>: <span class='covered-line'>567k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>2.21M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Get the new source to rewrite. TODO: Only enable handling of multiple</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // sources (PHIs) once we have a motivating example and testcases for it.</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>    RegSubRegPair NewSrc = getNewSource(MRI, TII, TrackPair, RewriteMap,</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>                                        /*HandleMultipleSources=*/false);</pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>    if (Src.Reg == NewSrc.Reg || <div class='tooltip'>NewSrc.Reg == 0<span class='tooltip-content'>92.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>475k</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
  Branch (<span class='line-number'><a name='L1261' href='#L1261'><span>1261:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>92.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1261'><span>1261:9</span></a></span>) to (<span class='line-number'><a href='#L1261'><span>1261:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1261:9)
     Condition C2 --> (1261:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>475k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Rewrite source.</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    if (CpyRewriter-&gt;RewriteCurrentSource(NewSrc.Reg, NewSrc.SubReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1265' href='#L1265'><span>1265:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92.2k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We may have extended the live-range of NewSrc, account for that.</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>      MRI-&gt;clearKillFlags(NewSrc.Reg);</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>      Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>92.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We could have a clean-up method to tidy the instruction.</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // E.g., v0 = INSERT_SUBREG v1, v1.sub0, sub0</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // =&gt; v0 = COPY v1</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Currently we haven&apos;t seen motivating example for that and we</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // want to avoid untested code.</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  NumRewrittenCopies += Changed;</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>2.46M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrite the source found through \p Def, by using the \p RewriteMap</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and create a new COPY instruction. More info about RewriteMap in</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PeepholeOptimizer::findNextSource. Right now this is only used to handle</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Uncoalescable copies, since they are copy like instructions that aren&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// recognized by the register allocator.</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineInstr &amp;</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>PeepholeOptimizer::rewriteSource(MachineInstr &amp;CopyLike,</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>                                 RegSubRegPair Def, RewriteMapTy &amp;RewriteMap) {</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  assert(!Def.Reg.isPhysical() &amp;&amp; &quot;We do not rewrite physical registers&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the new source to use in the COPY rewrite.</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  RegSubRegPair NewSrc = getNewSource(MRI, TII, Def, RewriteMap);</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert the COPY.</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  const TargetRegisterClass *DefRC = MRI-&gt;getRegClass(Def.Reg);</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  Register NewVReg = MRI-&gt;createVirtualRegister(DefRC);</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  MachineInstr *NewCopy =</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>      BuildMI(*CopyLike.getParent(), &amp;CopyLike, CopyLike.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>              TII-&gt;get(TargetOpcode::COPY), NewVReg)</pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>          .addReg(NewSrc.Reg, 0, NewSrc.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  if (Def.SubReg) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1302' href='#L1302'><span>1302:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    NewCopy-&gt;getOperand(0).setSubReg(Def.SubReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    NewCopy-&gt;getOperand(0).setIsUndef();</span></pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;-- RewriteSource\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;   Replacing: &quot; &lt;&lt; CopyLike);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;        With: &quot; &lt;&lt; *NewCopy);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>938</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  MRI-&gt;replaceRegWith(Def.Reg, NewVReg);</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(NewVReg);</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We extended the lifetime of NewSrc.Reg, clear the kill flags to</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // account for that.</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(NewSrc.Reg);</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  return *NewCopy;</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Optimize copy-like instructions to create</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register coalescer friendly instruction.</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The optimization tries to kill-off the \p MI by looking</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// through a chain of copies to find a source that has a compatible</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register class.</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If such a source is found, it replace \p MI by a generic COPY</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operation.</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \pre isUncoalescableCopy(*MI) is true.</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \return True, when \p MI has been optimized. In that case, \p MI has</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// been removed from its parent.</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// All COPY instructions created, are inserted in \p LocalMIs.</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::optimizeUncoalescableCopy(</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    MachineInstr &amp;MI, SmallPtrSetImpl&lt;MachineInstr *&gt; &amp;LocalMIs) {</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  assert(isUncoalescableCopy(MI) &amp;&amp; &quot;Invalid argument&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  UncoalescableRewriter CpyRewriter(MI);</pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rewrite each rewritable source by generating new COPYs. This works</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // differently from optimizeCoalescableCopy since it first makes sure that all</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // definitions can be rewritten.</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  RewriteMapTy RewriteMap;</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  RegSubRegPair Src;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  RegSubRegPair Def;</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  SmallVector&lt;RegSubRegPair, 4&gt; RewritePairs;</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>  while (CpyRewriter.getNextRewritableSource(Src, Def)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If a physical register is here, this is probably for a good reason.</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Do not rewrite that.</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    if (Def.Reg.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1346' href='#L1346'><span>1346:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we do not know how to rewrite this definition, there is no point</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in trying to kill this instruction.</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    if (!findNextSource(Def, RewriteMap))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1351' href='#L1351'><span>1351:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>940</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>16.3k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>940</pre></td><td class='code'><pre>    RewritePairs.push_back(Def);</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>940</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The change is possible for all defs, do it.</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  <div class='tooltip'>for (const RegSubRegPair &amp;Def : RewritePairs)<span class='tooltip-content'>576</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1358' href='#L1358'><span>1358:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>938</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Rewrite the &quot;copy&quot; in a way the register coalescer understands.</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>    MachineInstr &amp;NewCopy = rewriteSource(MI, Def, RewriteMap);</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>    LocalMIs.insert(&amp;NewCopy);</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>938</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MI is now dead.</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Deleting uncoalescable copy: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  ++NumUncoalescableCopies;</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether MI is a candidate for folding into a later instruction.</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We only fold loads to virtual registers and the virtual register defined</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// has a single user.</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::isLoadFoldable(</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>    MachineInstr &amp;MI, SmallSet&lt;Register, 16&gt; &amp;FoldAsLoadDefCandidates) {</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>  if (!MI.canFoldAsLoad() || <div class='tooltip'>!MI.mayLoad()<span class='tooltip-content'>265k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1376' href='#L1376'><span>1376:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.86M</span>, <span class='None'>False</span>: <span class='covered-line'>265k</span>]
  Branch (<span class='line-number'><a name='L1376' href='#L1376'><span>1376:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.3k</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1376'><span>1376:7</span></a></span>) to (<span class='line-number'><a href='#L1376'><span>1376:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1376:7)
     Condition C2 --> (1376:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>7.88M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>  if (MCID.getNumDefs() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To reduce compilation time, we check MRI-&gt;hasOneNonDBGUser when inserting</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // loads. It should be checked when processing uses of the load, since</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // uses can be removed during peephole.</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>  if (Reg.isVirtual() &amp;&amp; <div class='tooltip'>!MI.getOperand(0).getSubReg()<span class='tooltip-content'>248k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1386' href='#L1386'><span>1386:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248k</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
  Branch (<span class='line-number'><a name='L1386' href='#L1386'><span>1386:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>      <div class='tooltip'>MRI-&gt;hasOneNonDBGUser(Reg)<span class='tooltip-content'>248k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1387' href='#L1387'><span>1387:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>137k</span>, <span class='None'>False</span>: <span class='covered-line'>111k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1386'><span>1386:7</span></a></span>) to (<span class='line-number'><a href='#L1386'><span>1387:33</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1386:7)
     Condition C2 --> (1386:26)
     Condition C3 --> (1387:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  F  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    FoldAsLoadDefCandidates.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>137k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>111k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>248k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::isMoveImmediate(</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, SmallSet&lt;Register, 4&gt; &amp;ImmDefRegs,</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>    DenseMap&lt;Register, MachineInstr *&gt; &amp;ImmDefMIs) {</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>  const MCInstrDesc &amp;MCID = MI.getDesc();</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>  if (MCID.getNumDefs() != 1 || <div class='tooltip'>!MI.getOperand(0).isReg()<span class='tooltip-content'>6.35M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78M</span>, <span class='None'>False</span>: <span class='covered-line'>6.35M</span>]
  Branch (<span class='line-number'><a name='L1398' href='#L1398'><span>1398:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>6.35M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1398'><span>1398:7</span></a></span>) to (<span class='line-number'><a href='#L1398'><span>1398:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1398:7)
     Condition C2 --> (1398:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>6.35M</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>6.35M</pre></td><td class='code'><pre>  if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1401' href='#L1401'><span>1401:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>804k</span>, <span class='None'>False</span>: <span class='covered-line'>5.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>804k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>5.54M</pre></td><td class='code'><pre>  int64_t ImmVal;</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>5.54M</pre></td><td class='code'><pre>  if (!MI.isMoveImmediate() &amp;&amp; <div class='tooltip'>!TII-&gt;getConstValDefinedInReg(MI, Reg, ImmVal)<span class='tooltip-content'>5.27M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.27M</span>, <span class='None'>False</span>: <span class='covered-line'>268k</span>]
  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.26M</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1405'><span>1405:7</span></a></span>) to (<span class='line-number'><a href='#L1405'><span>1405:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1405:7)
     Condition C2 --> (1405:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>5.26M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>278k</pre></td><td class='code'><pre>  ImmDefMIs.insert(std::make_pair(Reg, &amp;MI));</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>278k</pre></td><td class='code'><pre>  ImmDefRegs.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>278k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>5.54M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Try folding register operands that are defined by move immediate</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions, i.e. a trivial constant folding optimization, if</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and only if the def and use are in the same BB.</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::foldImmediate(</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, SmallSet&lt;Register, 4&gt; &amp;ImmDefRegs,</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>    DenseMap&lt;Register, MachineInstr *&gt; &amp;ImmDefMIs, bool &amp;Deleted) {</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>  Deleted = false;</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>6.47M</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MI.getDesc().getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>4.90M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1420' href='#L1420'><span>1420:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.94M</span>, <span class='None'>False</span>: <span class='covered-line'>1.53M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>    MachineOperand &amp;MO = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>4.94M</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>MO.isDef()<span class='tooltip-content'>3.58M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1422' href='#L1422'><span>1422:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35M</span>, <span class='None'>False</span>: <span class='covered-line'>3.58M</span>]
  Branch (<span class='line-number'><a name='L1422' href='#L1422'><span>1422:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28M</span>, <span class='None'>False</span>: <span class='covered-line'>2.29M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1422'><span>1422:9</span></a></span>) to (<span class='line-number'><a href='#L1422'><span>1422:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1422:9)
     Condition C2 --> (1422:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>2.64M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>2.29M</pre></td><td class='code'><pre>    if (!Reg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1425' href='#L1425'><span>1425:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>197k</span>, <span class='None'>False</span>: <span class='covered-line'>2.10M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>197k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>2.10M</pre></td><td class='code'><pre>    if (ImmDefRegs.count(Reg) == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1427' href='#L1427'><span>1427:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.77M</span>, <span class='None'>False</span>: <span class='covered-line'>329k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>1.77M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    DenseMap&lt;Register, MachineInstr *&gt;::iterator II = ImmDefMIs.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    assert(II != ImmDefMIs.end() &amp;&amp; &quot;couldn&apos;t find immediate definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>    if (TII-&gt;foldImmediate(MI, *II-&gt;second, Reg, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1431' href='#L1431'><span>1431:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36.4k</span>, <span class='None'>False</span>: <span class='covered-line'>293k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>36.4k</pre></td><td class='code'><pre>      ++NumImmFold;</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // foldImmediate can delete ImmDefMI if MI was its only user. If ImmDefMI</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // is not deleted, and we happened to get a same MI, we can delete MI and</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // replace its users.</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>36.4k</pre></td><td class='code'><pre>      if (MRI-&gt;getVRegDef(Reg) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1436' href='#L1436'><span>1436:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>10.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>36.4k</pre></td><td class='code'><pre>          <div class='tooltip'>MI.isIdenticalTo(*II-&gt;second, MachineInstr::IgnoreVRegDefs)<span class='tooltip-content'>25.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1437' href='#L1437'><span>1437:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1436'><span>1436:11</span></a></span>) to (<span class='line-number'><a href='#L1436'><span>1437:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1436:11)
     Condition C2 --> (1437:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>        Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>        if (DstReg.isVirtual() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1439' href='#L1439'><span>1439:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>            MRI-&gt;getRegClass(DstReg) == MRI-&gt;getRegClass(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1440' href='#L1440'><span>1440:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1439'><span>1439:13</span></a></span>) to (<span class='line-number'><a href='#L1439'><span>1440:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1439:13)
     Condition C2 --> (1440:13)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>          MRI-&gt;replaceRegWith(DstReg, Reg);</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>          MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>          Deleted = true;</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>36.4k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='covered-line'><pre>36.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='covered-line'><pre>1.53M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: This is very simple and misses some cases which should be handled when</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// motivating examples are found.</pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The copy rewriting logic should look at uses as well as defs and be able to</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// eliminate copies across blocks.</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Later copies that are subregister extracts will also not be eliminated since</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// only the first copy is considered.</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// e.g.</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %1 = COPY %0</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %2 = COPY %0:sub1</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Should replace %2 uses with %1:sub1</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>2.90M</pre></td><td class='code'><pre>bool PeepholeOptimizer::foldRedundantCopy(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>2.90M</pre></td><td class='code'><pre>  assert(MI.isCopy() &amp;&amp; &quot;expected a COPY machine instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>2.90M</pre></td><td class='code'><pre>  RegSubRegPair SrcPair;</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>2.90M</pre></td><td class='code'><pre>  if (!getCopySrc(MI, SrcPair))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1470' href='#L1470'><span>1470:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.35M</span>, <span class='None'>False</span>: <span class='covered-line'>1.54M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>1.35M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>1.54M</pre></td><td class='code'><pre>  if (!DstReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1474' href='#L1474'><span>1474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>782k</span>, <span class='None'>False</span>: <span class='covered-line'>764k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>782k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>764k</pre></td><td class='code'><pre>  if (CopySrcMIs.insert(std::make_pair(SrcPair, &amp;MI)).second) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1477' href='#L1477'><span>1477:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>699k</span>, <span class='None'>False</span>: <span class='covered-line'>64.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // First copy of this reg seen.</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>699k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>  MachineInstr *PrevCopy = CopySrcMIs.find(SrcPair)-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>  assert(SrcPair.SubReg == PrevCopy-&gt;getOperand(1).getSubReg() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>         &quot;Unexpected mismatching subreg!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>  Register PrevDstReg = PrevCopy-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only replace if the copy register class is the same.</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: If we have multiple copies to different register classes, we may want</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to track multiple copies of the same source register.</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>  if (MRI-&gt;getRegClass(DstReg) != MRI-&gt;getRegClass(PrevDstReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1493' href='#L1493'><span>1493:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>62.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>62.3k</pre></td><td class='code'><pre>  MRI-&gt;replaceRegWith(DstReg, PrevDstReg);</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Lifetime of the previous copy has been extended.</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>62.3k</pre></td><td class='code'><pre>  MRI-&gt;clearKillFlags(PrevDstReg);</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>62.3k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='covered-line'><pre>64.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>9.31M</pre></td><td class='code'><pre>bool PeepholeOptimizer::isNAPhysCopy(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>9.31M</pre></td><td class='code'><pre>  return Reg.isPhysical() &amp;&amp; <div class='tooltip'>!MRI-&gt;isAllocatable(Reg)<span class='tooltip-content'>3.28M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1504' href='#L1504'><span>1504:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.28M</span>, <span class='None'>False</span>: <span class='covered-line'>6.02M</span>]
  Branch (<span class='line-number'><a name='L1504' href='#L1504'><span>1504:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>974k</span>, <span class='None'>False</span>: <span class='covered-line'>2.31M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1504'><span>1504:10</span></a></span>) to (<span class='line-number'><a href='#L1504'><span>1504:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1504:10)
     Condition C2 --> (1504:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>9.31M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::foldRedundantNAPhysCopy(</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>    MachineInstr &amp;MI, DenseMap&lt;Register, MachineInstr *&gt; &amp;NAPhysToVirtMIs) {</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  assert(MI.isCopy() &amp;&amp; &quot;expected a COPY machine instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  if (DisableNAPhysCopyOpt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1511' href='#L1511'><span>1511:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.83M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>2.83M</pre></td><td class='code'><pre>  if (isNAPhysCopy(SrcReg) &amp;&amp; <div class='tooltip'>DstReg.isVirtual()<span class='tooltip-content'>23.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1516' href='#L1516'><span>1516:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.4k</span>, <span class='None'>False</span>: <span class='covered-line'>2.81M</span>]
  Branch (<span class='line-number'><a name='L1516' href='#L1516'><span>1516:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.3k</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1516'><span>1516:7</span></a></span>) to (<span class='line-number'><a href='#L1516'><span>1516:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1516:7)
     Condition C2 --> (1516:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // %vreg = COPY $physreg</pre></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Avoid using a datastructure which can track multiple live non-allocatable</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // phys-&gt;virt copies since LLVM doesn&apos;t seem to do this.</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>    NAPhysToVirtMIs.insert({SrcReg, &amp;MI});</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>23.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>2.81M</pre></td><td class='code'><pre>  if (!(SrcReg.isVirtual() &amp;&amp; <div class='tooltip'>isNAPhysCopy(DstReg)<span class='tooltip-content'>1.47M</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1524' href='#L1524'><span>1524:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47M</span>, <span class='None'>False</span>: <span class='covered-line'>1.34M</span>]
  Branch (<span class='line-number'><a name='L1524' href='#L1524'><span>1524:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.82k</span>, <span class='None'>False</span>: <span class='covered-line'>1.46M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1524'><span>1524:9</span></a></span>) to (<span class='line-number'><a href='#L1524'><span>1524:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1524:9)
     Condition C2 --> (1524:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>2.80M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // $physreg = COPY %vreg</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>  auto PrevCopy = NAPhysToVirtMIs.find(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>  if (PrevCopy == NAPhysToVirtMIs.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1529' href='#L1529'><span>1529:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.53k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We can&apos;t remove the copy: there was an intervening clobber of the</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // non-allocatable physical register after the copy to virtual.</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;NAPhysCopy: intervening clobber forbids erasing &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.53k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>                      &lt;&lt; MI);</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>2.53k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  Register PrevDstReg = PrevCopy-&gt;second-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>  if (PrevDstReg == SrcReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1538' href='#L1538'><span>1538:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.51k</span>, <span class='None'>False</span>: <span class='covered-line'>775</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove the virt-&gt;phys copy: we saw the virtual register definition, and</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the non-allocatable physical register&apos;s state hasn&apos;t changed since then.</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;NAPhysCopy: erasing &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.51k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>    ++NumNAPhysCopies;</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>2.51k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Potential missed optimization opportunity: we saw a different virtual</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register get a copy of the non-allocatable physical register, and we only</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // track one such copy. Avoid getting confused by this new non-allocatable</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // physical register definition, and remove it from the tracked copies.</pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;NAPhysCopy: missed opportunity &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>4</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>771</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>  NAPhysToVirtMIs.erase(PrevCopy);</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \bried Returns true if \p MO is a virtual register operand.</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>74.4k</pre></td><td class='code'><pre>static bool isVirtualRegisterOperand(MachineOperand &amp;MO) {</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>74.4k</pre></td><td class='code'><pre>  return MO.isReg() &amp;&amp; MO.getReg().isVirtual();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.4k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1557' href='#L1557'><span>1557:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.1k</span>, <span class='None'>False</span>: <span class='covered-line'>269</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1557'><span>1557:10</span></a></span>) to (<span class='line-number'><a href='#L1557'><span>1557:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1557:10)
     Condition C2 --> (1557:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>74.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool PeepholeOptimizer::findTargetRecurrence(</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register Reg, const SmallSet&lt;Register, 2&gt; &amp;TargetRegs,</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>    RecurrenceCycle &amp;RC) {</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Recurrence found if Reg is in TargetRegs.</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>  if (TargetRegs.count(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1564' href='#L1564'><span>1564:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>32.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Curerntly, we only allow the last instruction of the recurrence</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // cycle (the instruction that feeds the PHI instruction) to have more than</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one uses to guarantee that commuting operands does not tie registers</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with overlapping live range. Once we have actual live range info of</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // each register, this constraint can be relaxed.</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>32.2k</pre></td><td class='code'><pre>  if (!MRI-&gt;hasOneNonDBGUse(Reg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1572' href='#L1572'><span>1572:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.2k</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>19.2k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Give up if the reccurrence chain length is longer than the limit.</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  if (RC.size() &gt;= MaxRecurrenceChain)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1576' href='#L1576'><span>1576:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>13.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = *(MRI-&gt;use_instr_nodbg_begin(Reg));</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  unsigned Idx = MI.findRegisterUseOperandIdx(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only interested in recurrences whose instructions have only one def, which</pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is a virtual register.</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  if (MI.getDesc().getNumDefs() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1584' href='#L1584'><span>1584:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.25k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  MachineOperand &amp;DefOp = MI.getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (!isVirtualRegisterOperand(DefOp))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1588' href='#L1588'><span>1588:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>269</span>, <span class='None'>False</span>: <span class='covered-line'>10.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>269</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if def operand of MI is tied to any use operand. We are only</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // interested in the case that all the instructions in the recurrence chain</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have there def operand tied with one of the use operand.</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  unsigned TiedUseIdx;</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  if (!MI.isRegTiedToUseOperand(0, &amp;TiedUseIdx))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1595' href='#L1595'><span>1595:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.41k</span>, <span class='None'>False</span>: <span class='covered-line'>3.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>7.41k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>  if (Idx == TiedUseIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.78k</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    RC.push_back(RecurrenceInstr(&amp;MI));</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    return findTargetRecurrence(DefOp.getReg(), TargetRegs, RC);</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If Idx is not TiedUseIdx, check if Idx is commutable with TiedUseIdx.</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    unsigned CommIdx = TargetInstrInfo::CommuteAnyOperandIndex;</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>    if (TII-&gt;findCommutedOpIndices(MI, Idx, CommIdx) &amp;&amp; <div class='tooltip'>CommIdx == TiedUseIdx<span class='tooltip-content'>196</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1604' href='#L1604'><span>1604:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>196</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
  Branch (<span class='line-number'><a name='L1604' href='#L1604'><span>1604:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1604'><span>1604:9</span></a></span>) to (<span class='line-number'><a href='#L1604'><span>1604:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1604:9)
     Condition C2 --> (1604:57)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>      RC.push_back(RecurrenceInstr(&amp;MI, Idx, CommIdx));</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>      return findTargetRecurrence(DefOp.getReg(), TargetRegs, RC);</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>310</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Phi instructions will eventually be lowered to copy instructions.</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// If phi is in a loop header, a recurrence may formulated around the source</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and destination of the phi. For such case commuting operands of the</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions in the recurrence may enable coalescing of the copy instruction</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// generated from the phi. For example, if there is a recurrence of</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// LoopHeader:</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %1 = phi(%0, %100)</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// LoopLatch:</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   %0&lt;def, tied1&gt; = ADD %2&lt;def, tied0&gt;, %1</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// , the fact that %0 and %2 are in the same tied operands set makes</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the coalescing of copy instruction generated from the phi in</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// LoopHeader(i.e. %1 = COPY %0) impossible, because %1 and</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %2 have overlapping live range. This introduces additional move</pre></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instruction to the final assembly. However, if we commute %2 and</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// %1 of ADD instruction, the redundant move instruction can be</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// avoided.</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>bool PeepholeOptimizer::optimizeRecurrence(MachineInstr &amp;PHI) {</pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  SmallSet&lt;Register, 2&gt; TargetRegs;</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>95.0k</pre></td><td class='code'><pre>  for (unsigned Idx = 1; Idx &lt; PHI.getNumOperands(); <div class='tooltip'>Idx += 2<span class='tooltip-content'>63.6k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1633' href='#L1633'><span>1633:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.6k</span>, <span class='None'>False</span>: <span class='covered-line'>31.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>63.6k</pre></td><td class='code'><pre>    MachineOperand &amp;MO = PHI.getOperand(Idx);</pre></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>63.6k</pre></td><td class='code'><pre>    assert(isVirtualRegisterOperand(MO) &amp;&amp; &quot;Invalid PHI instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>63.6k</pre></td><td class='code'><pre>    TargetRegs.insert(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>63.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  RecurrenceCycle RC;</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  if (findTargetRecurrence(PHI.getOperand(0).getReg(), TargetRegs, RC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1641' href='#L1641'><span>1641:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.02k</span>, <span class='None'>False</span>: <span class='covered-line'>29.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Commutes operands of instructions in RC if necessary so that the copy to</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // be generated from PHI can be coalesced.</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Optimize recurrence chain from &quot; &lt;&lt; PHI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>18</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    for (auto &amp;RI : RC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1645' href='#L1645'><span>1645:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>2.02k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\tInst: &quot; &lt;&lt; *(RI.getMI()));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>27</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>2</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>2.00k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>      auto CP = RI.getCommutePair();</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>      if (CP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1648' href='#L1648'><span>1648:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>1.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>        TII-&gt;commuteInstruction(*(RI.getMI()), false, (*CP).first,</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>                                (*CP).second);</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;\t\tCommuted: &quot; &lt;&lt; *(RI.getMI()));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>2.02k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>625k</pre></td><td class='code'><pre>bool PeepholeOptimizer::runOnMachineFunction(MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>625k</pre></td><td class='code'><pre>  if (skipFunction(MF.getFunction()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1661' href='#L1661'><span>1661:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>624k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** PEEPHOLE OPTIMIZER **********\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>551</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>66</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>551</span>, <span class='None'>False</span>: <span class='covered-line'>623k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>551</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>66</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>551</span>, <span class='None'>False</span>: <span class='covered-line'>623k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>  if (DisablePeephole)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1667' href='#L1667'><span>1667:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.5k</span>, <span class='None'>False</span>: <span class='covered-line'>610k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  TII = MF.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  TRI = MF.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  MRI = &amp;MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  DT  = Aggressive ? <div class='tooltip'><span class='red'>&amp;getAnalysis&lt;MachineDominatorTree&gt;()</span><span class='tooltip-content'>0</span></div> : nullptr;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1673' href='#L1673'><span>1673:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>610k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  MF.setDelegate(this);</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  bool Changed = false;</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1679' href='#L1679'><span>1679:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>820k</span>, <span class='None'>False</span>: <span class='covered-line'>610k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    bool SeenMoveImm = false;</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // During this forward scan, at some point it needs to answer the question</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &quot;given a pointer to an MI in the current BB, is it located before or</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // after the current instruction&quot;.</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // To perform this, the following set keeps track of the MIs already seen</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // during the scan, if a MI is not in the set, it is assumed to be located</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // after. Newly created MIs have to be inserted in the set as well.</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    SmallPtrSet&lt;MachineInstr*, 16&gt; LocalMIs;</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; ImmDefRegs;</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    DenseMap&lt;Register, MachineInstr *&gt; ImmDefMIs;</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    SmallSet&lt;Register, 16&gt; FoldAsLoadDefCandidates;</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Track when a non-allocatable physical register is copied to a virtual</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register so that useless moves can be removed.</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // $physreg is the map index; MI is the last valid `%vreg = COPY $physreg`</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // without any intervening re-definition of $physreg.</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    DenseMap&lt;Register, MachineInstr *&gt; NAPhysToVirtMIs;</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    CopySrcMIs.clear();</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    bool IsLoopHeader = MLI-&gt;isLoopHeader(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>    for (MachineBasicBlock::iterator MII = MBB.begin(), MIE = MBB.end();</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>9.30M</pre></td><td class='code'><pre>         MII != MIE; ) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1705' href='#L1705'><span>1705:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.48M</span>, <span class='None'>False</span>: <span class='covered-line'>820k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>8.48M</pre></td><td class='code'><pre>      MachineInstr *MI = &amp;*MII;</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We may be erasing MI below, increment MII now.</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>8.48M</pre></td><td class='code'><pre>      ++MII;</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>8.48M</pre></td><td class='code'><pre>      LocalMIs.insert(MI);</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip debug instructions. They should not affect this peephole</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // optimization.</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>8.48M</pre></td><td class='code'><pre>      if (MI-&gt;isDebugInstr())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1713' href='#L1713'><span>1713:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.2k</span>, <span class='None'>False</span>: <span class='covered-line'>8.47M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>11.2k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>8.47M</pre></td><td class='code'><pre>      if (MI-&gt;isPosition())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1716' href='#L1716'><span>1716:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>8.45M</pre></td><td class='code'><pre>      if (IsLoopHeader &amp;&amp; <div class='tooltip'>MI-&gt;isPHI()<span class='tooltip-content'>268k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1719' href='#L1719'><span>1719:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268k</span>, <span class='None'>False</span>: <span class='covered-line'>8.18M</span>]
  Branch (<span class='line-number'><a name='L1719' href='#L1719'><span>1719:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.3k</span>, <span class='None'>False</span>: <span class='covered-line'>236k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1719'><span>1719:11</span></a></span>) to (<span class='line-number'><a href='#L1719'><span>1719:38</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1719:11)
     Condition C2 --> (1719:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>        if (optimizeRecurrence(*MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1720' href='#L1720'><span>1720:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>31.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>          Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>8.45M</pre></td><td class='code'><pre>      if (!MI-&gt;isCopy()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.48M</span>, <span class='None'>False</span>: <span class='covered-line'>2.96M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>23.2M</pre></td><td class='code'><pre>        for (const MachineOperand &amp;MO : MI-&gt;operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1727' href='#L1727'><span>1727:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.2M</span>, <span class='None'>False</span>: <span class='covered-line'>5.48M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Visit all operands: definitions can be implicit or explicit.</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>23.2M</pre></td><td class='code'><pre>          if (MO.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1729' href='#L1729'><span>1729:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15.3M</span>, <span class='None'>False</span>: <span class='covered-line'>7.84M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>15.3M</pre></td><td class='code'><pre>            Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>15.3M</pre></td><td class='code'><pre>            if (MO.isDef() &amp;&amp; <div class='tooltip'>isNAPhysCopy(Reg)<span class='tooltip-content'>5.00M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1731' href='#L1731'><span>1731:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.00M</span>, <span class='None'>False</span>: <span class='covered-line'>10.3M</span>]
  Branch (<span class='line-number'><a name='L1731' href='#L1731'><span>1731:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>945k</span>, <span class='None'>False</span>: <span class='covered-line'>4.05M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1731'><span>1731:17</span></a></span>) to (<span class='line-number'><a href='#L1731'><span>1731:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1731:17)
     Condition C2 --> (1731:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>945k</pre></td><td class='code'><pre>              const auto &amp;Def = NAPhysToVirtMIs.find(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>945k</pre></td><td class='code'><pre>              if (Def != NAPhysToVirtMIs.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1733' href='#L1733'><span>1733:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.66k</span>, <span class='None'>False</span>: <span class='covered-line'>943k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // A new definition of the non-allocatable physical register</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // invalidates previous copies.</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                <span class='cyan'>LLVM_DEBUG</span>(dbgs()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>2.66k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                           &lt;&lt; &quot;NAPhysCopy: invalidating because of &quot; &lt;&lt; *MI);</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>                NAPhysToVirtMIs.erase(Def);</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>2.66k</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>945k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>15.3M</pre></td><td class='code'><pre>          } else <div class='tooltip'>if (<span class='tooltip-content'>7.84M</span></div><div class='tooltip'>MO.isRegMask()<span class='tooltip-content'>7.84M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98.1k</span>, <span class='None'>False</span>: <span class='covered-line'>7.75M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>98.1k</pre></td><td class='code'><pre>            const uint32_t *RegMask = MO.getRegMask();</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>98.1k</pre></td><td class='code'><pre>            for (auto &amp;RegMI : NAPhysToVirtMIs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1743' href='#L1743'><span>1743:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.0k</span>, <span class='None'>False</span>: <span class='covered-line'>98.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>              Register Def = RegMI.first;</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>              if (MachineOperand::clobbersPhysReg(RegMask, Def)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1745' href='#L1745'><span>1745:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.93k</span>, <span class='None'>False</span>: <span class='covered-line'>5.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>                <span class='cyan'>LLVM_DEBUG</span>(dbgs()</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>14</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>6</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>6.91k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>                           &lt;&lt; &quot;NAPhysCopy: invalidating because of &quot; &lt;&lt; *MI);</pre></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>                NAPhysToVirtMIs.erase(Def);</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>6.93k</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>12.0k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>98.1k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>23.2M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>5.48M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='covered-line'><pre>8.45M</pre></td><td class='code'><pre>      if (MI-&gt;isImplicitDef() || <div class='tooltip'>MI-&gt;isKill()<span class='tooltip-content'>8.28M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>169k</span>, <span class='None'>False</span>: <span class='covered-line'>8.28M</span>]
  Branch (<span class='line-number'><a name='L1755' href='#L1755'><span>1755:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>8.28M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1755'><span>1755:11</span></a></span>) to (<span class='line-number'><a href='#L1755'><span>1755:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1755:11)
     Condition C2 --> (1755:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>      if (MI-&gt;isInlineAsm() || <div class='tooltip'>MI-&gt;hasUnmodeledSideEffects()<span class='tooltip-content'>8.23M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1758' href='#L1758'><span>1758:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.5k</span>, <span class='None'>False</span>: <span class='covered-line'>8.23M</span>]
  Branch (<span class='line-number'><a name='L1758' href='#L1758'><span>1758:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245k</span>, <span class='None'>False</span>: <span class='covered-line'>7.99M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1758'><span>1758:11</span></a></span>) to (<span class='line-number'><a href='#L1758'><span>1758:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1758:11)
     Condition C2 --> (1758:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Blow away all non-allocatable physical registers knowledge since we</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // don&apos;t know what&apos;s correct anymore.</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        //</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: handle explicit asm clobbers.</pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;NAPhysCopy: blowing away all info due to &quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1.34k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>60</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>291k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>                          &lt;&lt; *MI);</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>        NAPhysToVirtMIs.clear();</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>292k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>      if ((isUncoalescableCopy(*MI) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1768' href='#L1768'><span>1768:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.9k</span>, <span class='None'>False</span>: <span class='covered-line'>8.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>           <div class='tooltip'>optimizeUncoalescableCopy(*MI, LocalMIs)<span class='tooltip-content'>16.9k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1769' href='#L1769'><span>1769:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>576</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>8.28M</span></div><div class='tooltip'>MI-&gt;isCompare()<span class='tooltip-content'>8.28M</span></div> &amp;&amp; <div class='tooltip'>optimizeCmpInstr(*MI)<span class='tooltip-content'>129k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1770' href='#L1770'><span>1770:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>8.15M</span>]
  Branch (<span class='line-number'><a name='L1770' href='#L1770'><span>1770:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.69k</span>, <span class='None'>False</span>: <span class='covered-line'>123k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>8.28M</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>8.27M</span></div><div class='tooltip'>MI-&gt;isSelect()<span class='tooltip-content'>8.27M</span></div> &amp;&amp; <div class='tooltip'>optimizeSelect(*MI, LocalMIs)<span class='tooltip-content'>3.23k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1771' href='#L1771'><span>1771:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.23k</span>, <span class='None'>False</span>: <span class='covered-line'>8.27M</span>]
  Branch (<span class='line-number'><a name='L1771' href='#L1771'><span>1771:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>2.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1768'><span>1768:11</span></a></span>) to (<span class='line-number'><a href='#L1768'><span>1771:60</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1768:12)
     Condition C2 --> (1769:12)
     Condition C3 --> (1770:12)
     Condition C4 --> (1770:31)
     Condition C5 --> (1771:12)
     Condition C6 --> (1771:30)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  F,  -,  F,  -  = F      }
  2 { T,  F,  F,  -,  F,  -  = F      }
  3 { F,  -,  F,  -,  T,  F  = F      }
  4 { F,  -,  T,  F,  F,  -  = F      }
  5 { T,  T,  -,  -,  -,  -  = T      }
  6 { F,  -,  T,  T,  -,  -  = T      }
  7 { F,  -,  F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (4,6)
  C5-Pair: covered: (1,7)
  C6-Pair: covered: (3,7)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // MI is deleted.</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>        LocalMIs.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='covered-line'><pre>7.37k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>8.27M</pre></td><td class='code'><pre>      if (MI-&gt;isConditionalBranch() &amp;&amp; <div class='tooltip'>optimizeCondBranch(*MI)<span class='tooltip-content'>94.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1778' href='#L1778'><span>1778:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94.2k</span>, <span class='None'>False</span>: <span class='covered-line'>8.18M</span>]
  Branch (<span class='line-number'><a name='L1778' href='#L1778'><span>1778:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>94.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1778'><span>1778:11</span></a></span>) to (<span class='line-number'><a href='#L1778'><span>1778:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1778:11)
     Condition C2 --> (1778:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='covered-line'><pre>8.27M</pre></td><td class='code'><pre>      if (isCoalescableCopy(*MI) &amp;&amp; <div class='tooltip'>optimizeCoalescableCopy(*MI)<span class='tooltip-content'>3.24M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1783' href='#L1783'><span>1783:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24M</span>, <span class='None'>False</span>: <span class='covered-line'>5.03M</span>]
  Branch (<span class='line-number'><a name='L1783' href='#L1783'><span>1783:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80.8k</span>, <span class='None'>False</span>: <span class='covered-line'>3.16M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1783'><span>1783:11</span></a></span>) to (<span class='line-number'><a href='#L1783'><span>1783:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1783:11)
     Condition C2 --> (1783:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // MI is just rewritten.</pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>8.19M</pre></td><td class='code'><pre>      if (MI-&gt;isCopy() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>2.90M</span></div><div class='tooltip'>foldRedundantCopy(*MI)<span class='tooltip-content'>2.90M</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.90M</span>, <span class='None'>False</span>: <span class='covered-line'>5.29M</span>]
  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62.3k</span>, <span class='None'>False</span>: <span class='covered-line'>2.83M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='covered-line'><pre>2.90M</pre></td><td class='code'><pre>                           <div class='tooltip'>foldRedundantNAPhysCopy(*MI, NAPhysToVirtMIs)<span class='tooltip-content'>2.83M</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1790' href='#L1790'><span>1790:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.51k</span>, <span class='None'>False</span>: <span class='covered-line'>2.83M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1789'><span>1789:11</span></a></span>) to (<span class='line-number'><a href='#L1789'><span>1790:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1789:11)
     Condition C2 --> (1789:28)
     Condition C3 --> (1790:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>        LocalMIs.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Deleting redundant copy: &quot; &lt;&lt; *MI &lt;&lt; &quot;\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>117</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>6</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>64.7k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>        MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>        Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='covered-line'><pre>64.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>      if (isMoveImmediate(*MI, ImmDefRegs, ImmDefMIs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1798' href='#L1798'><span>1798:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>278k</span>, <span class='None'>False</span>: <span class='covered-line'>7.85M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>278k</pre></td><td class='code'><pre>        SeenMoveImm = true;</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>        Changed |= optimizeExtInstr(*MI, MBB, LocalMIs);</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // optimizeExtInstr might have created new instructions after MI</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // and before the already incremented MII. Adjust MII so that the</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // next iteration sees the new instructions.</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>        MII = MI;</pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>        ++MII;</pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>        if (SeenMoveImm) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1807' href='#L1807'><span>1807:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56M</span>, <span class='None'>False</span>: <span class='covered-line'>6.28M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>          bool Deleted;</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>          Changed |= foldImmediate(*MI, ImmDefRegs, ImmDefMIs, Deleted);</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>          if (Deleted) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1810' href='#L1810'><span>1810:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.56M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            LocalMIs.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>1.56M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>7.85M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check whether MI is a load candidate for folding into a later</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction. If MI is not a candidate, check whether we can fold an</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // earlier load into MI.</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>      if (!isLoadFoldable(*MI, FoldAsLoadDefCandidates) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1820' href='#L1820'><span>1820:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.99M</span>, <span class='None'>False</span>: <span class='covered-line'>137k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>          <div class='tooltip'>!FoldAsLoadDefCandidates.empty()<span class='tooltip-content'>7.99M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1821' href='#L1821'><span>1821:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>488k</span>, <span class='None'>False</span>: <span class='covered-line'>7.50M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1820'><span>1820:11</span></a></span>) to (<span class='line-number'><a href='#L1820'><span>1821:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1820:11)
     Condition C2 --> (1821:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We visit each operand even after successfully folding a previous</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // one.  This allows us to fold multiple loads into a single</pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // instruction.  We do assume that optimizeLoadInstr doesn&apos;t insert</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // foldable uses earlier in the argument list.  Since we don&apos;t restart</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // iteration, we&apos;d miss such cases.</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>488k</pre></td><td class='code'><pre>        const MCInstrDesc &amp;MIDesc = MI-&gt;getDesc();</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>2.10M</pre></td><td class='code'><pre>        for (unsigned i = MIDesc.getNumDefs(); i != MI-&gt;getNumOperands();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1829' href='#L1829'><span>1829:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.61M</span>, <span class='None'>False</span>: <span class='covered-line'>488k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>1.61M</pre></td><td class='code'><pre>             ++i) {</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>1.61M</pre></td><td class='code'><pre>          const MachineOperand &amp;MOp = MI-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>1.61M</pre></td><td class='code'><pre>          if (!MOp.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1832' href='#L1832'><span>1832:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467k</span>, <span class='None'>False</span>: <span class='covered-line'>1.14M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>          Register FoldAsLoadDefReg = MOp.getReg();</pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>          if (FoldAsLoadDefCandidates.count(FoldAsLoadDefReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1835' href='#L1835'><span>1835:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108k</span>, <span class='None'>False</span>: <span class='covered-line'>1.03M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // We need to fold load after optimizeCmpInstr, since</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // optimizeCmpInstr can enable folding by converting SUB to CMP.</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Save FoldAsLoadDefReg because optimizeLoadInstr() resets it and</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // we need it for markUsesInDebugValueAsUndef().</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>            Register FoldedReg = FoldAsLoadDefReg;</pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>            MachineInstr *DefMI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>            if (MachineInstr *FoldMI =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1842' href='#L1842'><span>1842:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.10k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>                    TII-&gt;optimizeLoadInstr(*MI, MRI, FoldAsLoadDefReg, DefMI)) {</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Update LocalMIs since we replaced MI with FoldMI and deleted</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // DefMI.</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Replacing: &quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.10k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;     With: &quot; &lt;&lt; *FoldMI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.10k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              LocalMIs.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              LocalMIs.erase(DefMI);</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              LocalMIs.insert(FoldMI);</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Update the call site info.</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              if (MI-&gt;shouldUpdateCallSiteInfo())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1852' href='#L1852'><span>1852:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.03k</span>, <span class='None'>False</span>: <span class='covered-line'>4.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>                MI-&gt;getMF()-&gt;moveCallSiteInfo(MI, FoldMI);</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              MI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              DefMI-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              MRI-&gt;markUsesInDebugValueAsUndef(FoldedReg);</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              FoldAsLoadDefCandidates.erase(FoldedReg);</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              ++NumLoadFold;</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // MI is replaced with FoldMI so we can continue trying to fold</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              Changed = true;</pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>              MI = FoldMI;</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='covered-line'><pre>5.10k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='covered-line'><pre>108k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>1.14M</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>488k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we run into an instruction we can&apos;t fold across, discard</pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the load candidates.  Note: We might be able to fold *into* this</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction, so this needs to be after the folding logic.</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>      if (MI-&gt;isLoadFoldBarrier()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>823k</span>, <span class='None'>False</span>: <span class='covered-line'>7.30M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>        <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Encountered load fold barrier on &quot; &lt;&lt; *MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>2.52k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>138</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.52k</span>, <span class='None'>False</span>: <span class='covered-line'>820k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>2.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>        FoldAsLoadDefCandidates.clear();</pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>823k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>8.13M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='covered-line'><pre>820k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  MF.resetDelegate(this);</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>610k</pre></td><td class='code'><pre>  return Changed;</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='covered-line'><pre>624k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromCopy() {</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>  assert(Def-&gt;isCopy() &amp;&amp; &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copy instruction are supposed to be: Def = Src.</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If someone breaks this assumption, bad things will happen everywhere.</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There may be implicit uses preventing the copy to be moved across</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // some target specific register definitions</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>  assert(Def-&gt;getNumOperands() - Def-&gt;getNumImplicitOperands() == 2 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>         &quot;Invalid number of operands&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>  assert(!Def-&gt;hasImplicitDef() &amp;&amp; &quot;Only implicit uses are allowed&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>  if (Def-&gt;getOperand(DefIdx).getSubReg() != DefSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1892' href='#L1892'><span>1892:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.1k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we look for a different subreg, it means we want a subreg of src.</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Bails as we do not support composing subregs yet.</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>18.1k</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, we want the whole source.</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='covered-line'><pre>2.57M</pre></td><td class='code'><pre>  const MachineOperand &amp;Src = Def-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='covered-line'><pre>2.57M</pre></td><td class='code'><pre>  if (Src.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1898' href='#L1898'><span>1898:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2.57M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>2.57M</pre></td><td class='code'><pre>  return ValueTrackerResult(Src.getReg(), Src.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='covered-line'><pre>2.57M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromBitcast() {</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  assert(Def-&gt;isBitcast() &amp;&amp; &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if there are effects that a plain copy will not expose.</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  if (Def-&gt;mayRaiseFPException() || Def-&gt;hasUnmodeledSideEffects())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1907' href='#L1907'><span>1907:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.77k</span>]
  Branch (<span class='line-number'><a name='L1907' href='#L1907'><span>1907:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.77k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1907'><span>1907:7</span></a></span>) to (<span class='line-number'><a href='#L1907'><span>1907:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1907:7)
     Condition C2 --> (1907:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bitcasts with more than one def are not supported.</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  if (Def-&gt;getDesc().getNumDefs() != 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1911' href='#L1911'><span>1911:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  const MachineOperand DefOp = Def-&gt;getOperand(DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>  if (DefOp.getSubReg() != DefSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1914' href='#L1914'><span>1914:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>7.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we look for a different subreg, it means we want a subreg of the src.</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Bails as we do not support composing subregs yet.</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>7.76k</pre></td><td class='code'><pre>  unsigned SrcIdx = Def-&gt;getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>  for (unsigned OpIdx = DefIdx + 1, EndOpIdx = SrcIdx; OpIdx != EndOpIdx;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1920' href='#L1920'><span>1920:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4k</span>, <span class='None'>False</span>: <span class='covered-line'>7.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>       ++OpIdx) {</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = Def-&gt;getOperand(OpIdx);</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>    if (!MO.isReg() || <div class='tooltip'>!MO.getReg()<span class='tooltip-content'>13.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1923' href='#L1923'><span>1923:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.6k</span>, <span class='None'>False</span>: <span class='covered-line'>7.79k</span>]
  Branch (<span class='line-number'><a name='L1923' href='#L1923'><span>1923:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.31k</span>, <span class='None'>False</span>: <span class='covered-line'>13.1k</span>]
  Branch (<span class='line-number'><a name='L1923' href='#L1923'><span>1923:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.31k</span>, <span class='None'>False</span>: <span class='covered-line'>7.79k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1923'><span>1923:9</span></a></span>) to (<span class='line-number'><a href='#L1923'><span>1923:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1923:9)
     Condition C2 --> (1923:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Ignore dead implicit defs.</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='covered-line'><pre>7.79k</pre></td><td class='code'><pre>    if (MO.isImplicit() &amp;&amp; <div class='tooltip'>MO.isDead()<span class='tooltip-content'>62</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1926' href='#L1926'><span>1926:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>7.73k</span>]
  Branch (<span class='line-number'><a name='L1926' href='#L1926'><span>1926:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1926'><span>1926:9</span></a></span>) to (<span class='line-number'><a href='#L1926'><span>1926:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1926:9)
     Condition C2 --> (1926:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>    assert(!MO.isDef() &amp;&amp; &quot;We should have skipped all the definitions by now&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>    if (SrcIdx != EndOpIdx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1929' href='#L1929'><span>1929:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Multiple sources?</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>    SrcIdx = OpIdx;</pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In some rare case, Def has no input, SrcIdx is out of bound,</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getOperand(SrcIdx) will fail below.</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>7.76k</pre></td><td class='code'><pre>  if (SrcIdx &gt;= Def-&gt;getNumOperands())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1937' href='#L1937'><span>1937:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>7.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Stop when any user of the bitcast is a SUBREG_TO_REG, replacing with a COPY</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // will break the assumed guarantees for the upper bits.</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  <div class='tooltip'>for (const MachineInstr &amp;UseMI : MRI.use_nodbg_instructions(DefOp.getReg()))<span class='tooltip-content'>7.73k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1942' href='#L1942'><span>1942:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>7.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>    if (UseMI.isSubregToReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1943' href='#L1943'><span>1943:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>8.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>8.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>  const MachineOperand &amp;Src = Def-&gt;getOperand(SrcIdx);</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>  if (Src.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1948' href='#L1948'><span>1948:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>7.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>7.72k</pre></td><td class='code'><pre>  return ValueTrackerResult(Src.getReg(), Src.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>7.73k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromRegSequence() {</pre></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>  assert((Def-&gt;isRegSequence() || Def-&gt;isRegSequenceLike()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>         &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>  if (Def-&gt;getOperand(DefIdx).getSubReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1957' href='#L1957'><span>1957:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>588k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are composing subregs, bail out.</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The case we are checking is Def.&lt;subreg&gt; = REG_SEQUENCE.</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This should almost never happen as the SSA property is tracked at</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the register level (as opposed to the subreg level).</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // I.e.,</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Def.sub0 =</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Def.sub1 =</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is a valid SSA representation for Def.sub0 and Def.sub1, but not for</pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Def. Thus, it must not be generated.</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // However, some code could theoretically generates a single</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Def.sub0 (i.e, not defining the other subregs) and we would</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // have this case.</pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we can ascertain (or force) that this never happens, we could</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // turn that into an assertion.</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>  if (!TII)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1974' href='#L1974'><span>1974:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>588k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We could handle the REG_SEQUENCE here, but we do not want to</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // duplicate the code from the generic TII.</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>  SmallVector&lt;RegSubRegPairAndIdx, 8&gt; RegSeqInputRegs;</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>  if (!TII-&gt;getRegSequenceInputs(*Def, DefIdx, RegSeqInputRegs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1980' href='#L1980'><span>1980:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>588k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are looking at:</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Def = REG_SEQUENCE v0, sub0, v1, sub1, ...</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if one of the operand defines the subreg we are interested in.</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  <div class='tooltip'>for (const RegSubRegPairAndIdx &amp;RegSeqInput : RegSeqInputRegs)<span class='tooltip-content'>588k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1986' href='#L1986'><span>1986:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.49M</span>, <span class='None'>False</span>: <span class='covered-line'>21.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>    if (RegSeqInput.SubIdx == DefSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1987' href='#L1987'><span>1987:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>567k</span>, <span class='None'>False</span>: <span class='covered-line'>931k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>567k</pre></td><td class='code'><pre>      return ValueTrackerResult(RegSeqInput.Reg, RegSeqInput.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>1.49M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the subreg we are tracking is super-defined by another subreg,</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we could follow this value. However, this would require to compose</pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the subreg and we do not do that for now.</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>21.0k</pre></td><td class='code'><pre>  return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromInsertSubreg() {</pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  assert((Def-&gt;isInsertSubreg() || Def-&gt;isInsertSubregLike()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>         &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  if (Def-&gt;getOperand(DefIdx).getSubReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2001' href='#L2001'><span>2001:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are composing subreg, bail out.</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Same remark as getNextSourceFromRegSequence.</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // I.e., this may be turned into an assert.</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  if (!TII)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2007' href='#L2007'><span>2007:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We could handle the REG_SEQUENCE here, but we do not want to</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // duplicate the code from the generic TII.</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  RegSubRegPair BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  RegSubRegPairAndIdx InsertedReg;</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  if (!TII-&gt;getInsertSubregInputs(*Def, DefIdx, BaseReg, InsertedReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2014' href='#L2014'><span>2014:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are looking at:</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Def = INSERT_SUBREG v0, v1, sub1</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There are two cases:</pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 1. DefSubReg == sub1, get v1.</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2. DefSubReg != sub1, the value may be available through v0.</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // #1 Check if the inserted register matches the required sub index.</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>  if (InsertedReg.SubIdx == DefSubReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2024' href='#L2024'><span>2024:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104k</span>, <span class='None'>False</span>: <span class='covered-line'>11.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>    return ValueTrackerResult(InsertedReg.Reg, InsertedReg.SubReg);</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>104k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // #2 Otherwise, if the sub register we are looking for is not partial</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // defined by the inserted element, we can look through the main</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register (v0).</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  const MachineOperand &amp;MODef = Def-&gt;getOperand(DefIdx);</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the result register (Def) and the base register (v0) do not</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have the same register class or if we have to compose</pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // subregisters, bail out.</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  if (MRI.getRegClass(MODef.getReg()) != MRI.getRegClass(BaseReg.Reg) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2034' href='#L2034'><span>2034:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>903</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>      <div class='tooltip'>BaseReg.SubReg<span class='tooltip-content'>10.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2035' href='#L2035'><span>2035:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2034'><span>2034:7</span></a></span>) to (<span class='line-number'><a href='#L2034'><span>2035:21</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2034:7)
     Condition C2 --> (2035:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>903</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the TRI and check if the inserted sub-register overlaps with the</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sub-register we are tracking.</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  const TargetRegisterInfo *TRI = MRI.getTargetRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (!TRI ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2041' href='#L2041'><span>2041:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
  Branch (<span class='line-number'><a name='L2041' href='#L2041'><span>2041:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>      !(TRI-&gt;getSubRegIndexLaneMask(DefSubReg) &amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2042' href='#L2042'><span>2042:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>        TRI-&gt;getSubRegIndexLaneMask(InsertedReg.SubIdx)).none())</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2041'><span>2041:7</span></a></span>) to (<span class='line-number'><a href='#L2041'><span>2043:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2041:7)
     Condition C2 --> (2042:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // At this point, the value is available in v0 via the same subreg</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we used for Def.</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return ValueTrackerResult(BaseReg.Reg, DefSubReg);</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromExtractSubreg() {</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  assert((Def-&gt;isExtractSubreg() ||</pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>          Def-&gt;isExtractSubregLike()) &amp;&amp; &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are looking at:</pre></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Def = EXTRACT_SUBREG v0, sub0</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if we have to compose sub registers.</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Indeed, if DefSubReg != 0, we would have to compose it with sub0.</pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (DefSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (!TII)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2061' href='#L2061'><span>2061:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We could handle the EXTRACT_SUBREG here, but we do not want to</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // duplicate the code from the generic TII.</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  RegSubRegPairAndIdx ExtractSubregInputReg;</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (!TII-&gt;getExtractSubregInputs(*Def, DefIdx, ExtractSubregInputReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2067' href='#L2067'><span>2067:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if we have to compose sub registers.</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Likewise, if v0.subreg != 0, we would have to compose v0.subreg with sub0.</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  if (ExtractSubregInputReg.SubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2072' href='#L2072'><span>2072:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>6.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Otherwise, the value is available in the v0.sub0.</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>  return ValueTrackerResult(ExtractSubregInputReg.Reg,</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>                            ExtractSubregInputReg.SubIdx);</pre></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromSubregToReg() {</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  assert(Def-&gt;isSubregToReg() &amp;&amp; &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are looking at:</pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Def = SUBREG_TO_REG Imm, v0, sub0</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if we have to compose sub registers.</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If DefSubReg != sub0, we would have to check that all the bits</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we track are included in sub0 and if yes, we would have to</pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // determine the right subreg in v0.</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  if (DefSubReg != Def-&gt;getOperand(3).getImm())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2088' href='#L2088'><span>2088:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>320</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if we have to compose sub registers.</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Likewise, if v0.subreg != 0, we would have to compose it with sub0.</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  if (Def-&gt;getOperand(2).getSubReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2092' href='#L2092'><span>2092:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  return ValueTrackerResult(Def-&gt;getOperand(2).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>                            Def-&gt;getOperand(3).getImm());</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Explore each PHI incoming operand and return its sources.</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceFromPHI() {</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  assert(Def-&gt;isPHI() &amp;&amp; &quot;Invalid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  ValueTrackerResult Res;</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we look for a different subreg, bail as we do not support composing</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // subregs yet.</pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>  if (Def-&gt;getOperand(0).getSubReg() != DefSubReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2106' href='#L2106'><span>2106:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.9k</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>14.9k</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Return all register sources for PHI instructions.</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>6.76k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned i = 1, e = Def-&gt;getNumOperands(); <span class='tooltip-content'>2.25k</span></div>i &lt; e; <div class='tooltip'>i += 2<span class='tooltip-content'>4.50k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2110' href='#L2110'><span>2110:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.50k</span>, <span class='None'>False</span>: <span class='covered-line'>2.25k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>    const MachineOperand &amp;MO = Def-&gt;getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>    assert(MO.isReg() &amp;&amp; &quot;Invalid PHI instruction&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We have no code to deal with undef operands. They shouldn&apos;t happen in</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // normal programs anyway.</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>    if (MO.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2115' href='#L2115'><span>2115:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>    Res.addSource(MO.getReg(), MO.getSubReg());</pre></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>4.50k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>  return Res;</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>2.25k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSourceImpl() {</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  assert(Def &amp;&amp; &quot;This method needs a valid definition&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  assert(((Def-&gt;getOperand(DefIdx).isDef() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>           (DefIdx &lt; Def-&gt;getDesc().getNumDefs() ||</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>            Def-&gt;getDesc().isVariadic())) ||</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>          Def-&gt;getOperand(DefIdx).isImplicit()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>         &quot;Invalid DefIdx&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  if (Def-&gt;isCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2131' href='#L2131'><span>2131:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.59M</span>, <span class='None'>False</span>: <span class='covered-line'>1.40M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>2.59M</pre></td><td class='code'><pre>    return getNextSourceFromCopy();</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='covered-line'><pre>1.40M</pre></td><td class='code'><pre>  if (Def-&gt;isBitcast())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2133' href='#L2133'><span>2133:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.77k</span>, <span class='None'>False</span>: <span class='covered-line'>1.39M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='covered-line'><pre>7.77k</pre></td><td class='code'><pre>    return getNextSourceFromBitcast();</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All the remaining cases involve &quot;complex&quot; instructions.</pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bail if we did not ask for the advanced tracking.</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>1.39M</pre></td><td class='code'><pre>  if (DisableAdvCopyOpt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2137' href='#L2137'><span>2137:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.39M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='covered-line'><pre>1.39M</pre></td><td class='code'><pre>  if (Def-&gt;isRegSequence() || <div class='tooltip'>Def-&gt;isRegSequenceLike()<span class='tooltip-content'>813k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2139' href='#L2139'><span>2139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>585k</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
  Branch (<span class='line-number'><a name='L2139' href='#L2139'><span>2139:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.24k</span>, <span class='None'>False</span>: <span class='covered-line'>810k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2139'><span>2139:7</span></a></span>) to (<span class='line-number'><a href='#L2139'><span>2139:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2139:7)
     Condition C2 --> (2139:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='covered-line'><pre>588k</pre></td><td class='code'><pre>    return getNextSourceFromRegSequence();</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>810k</pre></td><td class='code'><pre>  if (Def-&gt;isInsertSubreg() || <div class='tooltip'>Def-&gt;isInsertSubregLike()<span class='tooltip-content'>695k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2141' href='#L2141'><span>2141:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>695k</span>]
  Branch (<span class='line-number'><a name='L2141' href='#L2141'><span>2141:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>694k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2141'><span>2141:7</span></a></span>) to (<span class='line-number'><a href='#L2141'><span>2141:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2141:7)
     Condition C2 --> (2141:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>116k</pre></td><td class='code'><pre>    return getNextSourceFromInsertSubreg();</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='covered-line'><pre>694k</pre></td><td class='code'><pre>  if (Def-&gt;isExtractSubreg() || Def-&gt;isExtractSubregLike())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2143' href='#L2143'><span>2143:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>694k</span>]
  Branch (<span class='line-number'><a name='L2143' href='#L2143'><span>2143:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.44k</span>, <span class='None'>False</span>: <span class='covered-line'>687k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2143'><span>2143:7</span></a></span>) to (<span class='line-number'><a href='#L2143'><span>2143:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2143:7)
     Condition C2 --> (2143:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='covered-line'><pre>6.44k</pre></td><td class='code'><pre>    return getNextSourceFromExtractSubreg();</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='covered-line'><pre>687k</pre></td><td class='code'><pre>  if (Def-&gt;isSubregToReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2145' href='#L2145'><span>2145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>430</span>, <span class='None'>False</span>: <span class='covered-line'>687k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>    return getNextSourceFromSubregToReg();</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='covered-line'><pre>687k</pre></td><td class='code'><pre>  if (Def-&gt;isPHI())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2147' href='#L2147'><span>2147:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>670k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>    return getNextSourceFromPHI();</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='covered-line'><pre>670k</pre></td><td class='code'><pre>  return ValueTrackerResult();</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='covered-line'><pre>687k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>ValueTrackerResult ValueTracker::getNextSource() {</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we reach a point where we cannot move up in the use-def chain,</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // there is nothing we can get.</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  if (!Def)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2155' href='#L2155'><span>2155:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.00M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return ValueTrackerResult()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  ValueTrackerResult Res = getNextSourceImpl();</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>  if (Res.isValid()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2159' href='#L2159'><span>2159:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26M</span>, <span class='None'>False</span>: <span class='covered-line'>736k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update definition, definition index, and subregister for the</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // next call of getNextSource.</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update the current register.</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    bool OneRegSrc = Res.getNumSources() == 1;</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    if (OneRegSrc)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2164' href='#L2164'><span>2164:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.26M</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>      Reg = Res.getSrcReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update the result before moving up in the use-def chain</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with the instruction containing the last found sources.</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    Res.setInst(Def);</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we can still move up in the use-def chain, move to the next</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // definition.</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>    if (!Reg.isPhysical() &amp;&amp; <div class='tooltip'>OneRegSrc<span class='tooltip-content'>1.76M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2172' href='#L2172'><span>2172:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76M</span>, <span class='None'>False</span>: <span class='covered-line'>1.49M</span>]
  Branch (<span class='line-number'><a name='L2172' href='#L2172'><span>2172:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76M</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2172'><span>2172:9</span></a></span>) to (<span class='line-number'><a href='#L2172'><span>2172:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2172:9)
     Condition C2 --> (2172:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      MachineRegisterInfo::def_iterator DI = MRI.def_begin(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      if (DI != MRI.def_end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2174' href='#L2174'><span>2174:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>        Def = DI-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>        DefIdx = DI.getOperandNo();</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>        DefSubReg = Res.getSrcSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Def = nullptr;</span></pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>      return Res;</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>1.76M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>3.26M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we end up here, this means we will not be able to find another source</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for the next iteration. Make sure any new call to getNextSource bails out</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // early by cutting the use-def chain.</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>  Def = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>2.23M</pre></td><td class='code'><pre>  return Res;</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>4.00M</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>