Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 05:01:24 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: nolabel_line49/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line49/transmitter/sent_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.364        0.000                      0                  317        0.185        0.000                      0                  317        4.020        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.364        0.000                      0                  222        0.185        0.000                      0                  222        4.020        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.830        0.000                      0                   95        0.375        0.000                      0                   95  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.351ns (32.226%)  route 4.944ns (67.774%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.790     8.415    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.539 r  nolabel_line62/x_delta_next2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.539    nolabel_line62/x_delta_next2_carry_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.940 r  nolabel_line62/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.940    nolabel_line62/x_delta_next2_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.211 f  nolabel_line62/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.892    10.103    nolabel_line62/x_delta_next213_in
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.373    10.476 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.535    11.012    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.136 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.612    11.747    nolabel_line76/E[0]
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.440    nolabel_line76/p1_dig1_next
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.443    14.784    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.804    nolabel_line76/r_p1_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.351ns (32.226%)  route 4.944ns (67.774%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.790     8.415    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.539 r  nolabel_line62/x_delta_next2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.539    nolabel_line62/x_delta_next2_carry_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.940 r  nolabel_line62/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.940    nolabel_line62/x_delta_next2_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.211 f  nolabel_line62/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.892    10.103    nolabel_line62/x_delta_next213_in
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.373    10.476 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.535    11.012    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.136 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.612    11.747    nolabel_line76/E[0]
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.440    nolabel_line76/p1_dig1_next
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.443    14.784    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[1]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.804    nolabel_line76/r_p1_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.351ns (32.226%)  route 4.944ns (67.774%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.790     8.415    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.539 r  nolabel_line62/x_delta_next2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.539    nolabel_line62/x_delta_next2_carry_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.940 r  nolabel_line62/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.940    nolabel_line62/x_delta_next2_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.211 f  nolabel_line62/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.892    10.103    nolabel_line62/x_delta_next213_in
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.373    10.476 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.535    11.012    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.136 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.612    11.747    nolabel_line76/E[0]
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.440    nolabel_line76/p1_dig1_next
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.443    14.784    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[2]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.804    nolabel_line76/r_p1_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p1_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.351ns (32.226%)  route 4.944ns (67.774%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.790     8.415    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.539 r  nolabel_line62/x_delta_next2_carry_i_5/O
                         net (fo=1, routed)           0.000     8.539    nolabel_line62/x_delta_next2_carry_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.940 r  nolabel_line62/x_delta_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.940    nolabel_line62/x_delta_next2_carry_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.211 f  nolabel_line62/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.892    10.103    nolabel_line62/x_delta_next213_in
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.373    10.476 r  nolabel_line62/r_p2_dig0[3]_i_7/O
                         net (fo=4, routed)           0.535    11.012    nolabel_line62/r_p2_dig0[3]_i_7_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.124    11.136 r  nolabel_line62/r_p1_dig0[3]_i_1/O
                         net (fo=6, routed)           0.612    11.747    nolabel_line76/E[0]
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    11.871 r  nolabel_line76/r_p1_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.440    nolabel_line76/p1_dig1_next
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.443    14.784    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y32         FDCE                                         r  nolabel_line76/r_p1_dig1_reg[3]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X11Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.804    nolabel_line76/r_p1_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad2_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.568ns (35.522%)  route 4.661ns (64.478%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.615     5.136    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDPE (Prop_fdpe_C_Q)         0.456     5.592 f  nolabel_line62/y_pad2_reg_reg[2]/Q
                         net (fo=15, routed)          1.051     6.643    nolabel_line62/y_pad2_reg_reg[9]_0[2]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  nolabel_line62/y_pad2_next0_carry_i_12/O
                         net (fo=3, routed)           0.299     7.066    nolabel_line62/y_pad2_next0_carry_i_12_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.117     7.183 r  nolabel_line62/y_pad2_next0_carry_i_9/O
                         net (fo=5, routed)           0.617     7.800    nolabel_line62/y_pad2_next0_carry_i_9_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.348     8.148 r  nolabel_line62/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.148    nolabel_line62/i__carry_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  nolabel_line62/x_delta_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.549    nolabel_line62/x_delta_next1_inferred__1/i__carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.820 f  nolabel_line62/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.247    10.067    nolabel_line62/x_delta_next1
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.401    10.468 r  nolabel_line62/r_p2_dig0[3]_i_6/O
                         net (fo=1, routed)           0.393    10.861    nolabel_line62/r_p2_dig0[3]_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.326    11.187 r  nolabel_line62/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.486    11.673    nolabel_line76/r_p2_dig0_reg[3]_0[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  nolabel_line76/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.366    nolabel_line76/p2_dig1_next
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.802    nolabel_line76/r_p2_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad2_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.568ns (35.522%)  route 4.661ns (64.478%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.615     5.136    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDPE (Prop_fdpe_C_Q)         0.456     5.592 f  nolabel_line62/y_pad2_reg_reg[2]/Q
                         net (fo=15, routed)          1.051     6.643    nolabel_line62/y_pad2_reg_reg[9]_0[2]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  nolabel_line62/y_pad2_next0_carry_i_12/O
                         net (fo=3, routed)           0.299     7.066    nolabel_line62/y_pad2_next0_carry_i_12_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.117     7.183 r  nolabel_line62/y_pad2_next0_carry_i_9/O
                         net (fo=5, routed)           0.617     7.800    nolabel_line62/y_pad2_next0_carry_i_9_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.348     8.148 r  nolabel_line62/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.148    nolabel_line62/i__carry_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  nolabel_line62/x_delta_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.549    nolabel_line62/x_delta_next1_inferred__1/i__carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.820 f  nolabel_line62/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.247    10.067    nolabel_line62/x_delta_next1
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.401    10.468 r  nolabel_line62/r_p2_dig0[3]_i_6/O
                         net (fo=1, routed)           0.393    10.861    nolabel_line62/r_p2_dig0[3]_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.326    11.187 r  nolabel_line62/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.486    11.673    nolabel_line76/r_p2_dig0_reg[3]_0[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  nolabel_line76/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.366    nolabel_line76/p2_dig1_next
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.802    nolabel_line76/r_p2_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad2_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.568ns (35.522%)  route 4.661ns (64.478%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.615     5.136    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDPE (Prop_fdpe_C_Q)         0.456     5.592 f  nolabel_line62/y_pad2_reg_reg[2]/Q
                         net (fo=15, routed)          1.051     6.643    nolabel_line62/y_pad2_reg_reg[9]_0[2]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  nolabel_line62/y_pad2_next0_carry_i_12/O
                         net (fo=3, routed)           0.299     7.066    nolabel_line62/y_pad2_next0_carry_i_12_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.117     7.183 r  nolabel_line62/y_pad2_next0_carry_i_9/O
                         net (fo=5, routed)           0.617     7.800    nolabel_line62/y_pad2_next0_carry_i_9_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.348     8.148 r  nolabel_line62/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.148    nolabel_line62/i__carry_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  nolabel_line62/x_delta_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.549    nolabel_line62/x_delta_next1_inferred__1/i__carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.820 f  nolabel_line62/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.247    10.067    nolabel_line62/x_delta_next1
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.401    10.468 r  nolabel_line62/r_p2_dig0[3]_i_6/O
                         net (fo=1, routed)           0.393    10.861    nolabel_line62/r_p2_dig0[3]_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.326    11.187 r  nolabel_line62/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.486    11.673    nolabel_line76/r_p2_dig0_reg[3]_0[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  nolabel_line76/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.366    nolabel_line76/p2_dig1_next
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.802    nolabel_line76/r_p2_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad2_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/r_p2_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.568ns (35.522%)  route 4.661ns (64.478%))
  Logic Levels:           8  (CARRY4=2 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.615     5.136    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDPE (Prop_fdpe_C_Q)         0.456     5.592 f  nolabel_line62/y_pad2_reg_reg[2]/Q
                         net (fo=15, routed)          1.051     6.643    nolabel_line62/y_pad2_reg_reg[9]_0[2]
    SLICE_X2Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.767 r  nolabel_line62/y_pad2_next0_carry_i_12/O
                         net (fo=3, routed)           0.299     7.066    nolabel_line62/y_pad2_next0_carry_i_12_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.117     7.183 r  nolabel_line62/y_pad2_next0_carry_i_9/O
                         net (fo=5, routed)           0.617     7.800    nolabel_line62/y_pad2_next0_carry_i_9_n_0
    SLICE_X4Y23          LUT4 (Prop_lut4_I2_O)        0.348     8.148 r  nolabel_line62/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.148    nolabel_line62/i__carry_i_5_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.549 r  nolabel_line62/x_delta_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.549    nolabel_line62/x_delta_next1_inferred__1/i__carry_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.820 f  nolabel_line62/x_delta_next1_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.247    10.067    nolabel_line62/x_delta_next1
    SLICE_X7Y29          LUT4 (Prop_lut4_I0_O)        0.401    10.468 r  nolabel_line62/r_p2_dig0[3]_i_6/O
                         net (fo=1, routed)           0.393    10.861    nolabel_line62/r_p2_dig0[3]_i_6_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I3_O)        0.326    11.187 r  nolabel_line62/r_p2_dig0[3]_i_1/O
                         net (fo=6, routed)           0.486    11.673    nolabel_line76/r_p2_dig0_reg[3]_0[0]
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124    11.797 r  nolabel_line76/r_p2_dig1[3]_i_1/O
                         net (fo=4, routed)           0.568    12.366    nolabel_line76/p2_dig1_next
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.441    14.782    nolabel_line76/r_p1_dig1_reg[3]_0
    SLICE_X11Y31         FDCE                                         r  nolabel_line76/r_p2_dig1_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X11Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.802    nolabel_line76/r_p2_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 2.380ns (33.361%)  route 4.754ns (66.639%))
  Logic Levels:           8  (CARRY4=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.981     8.607    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.731 r  nolabel_line62/pad_on0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.731    nolabel_line62/pad_on0_carry_i_5_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.132 r  nolabel_line62/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.132    nolabel_line62/pad_on0_carry_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.403 r  nolabel_line62/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.621    10.024    vga_unit/rgb_reg[11]_i_4_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.373    10.397 f  vga_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.303    10.700    vga_unit/rgb_reg[11]_i_11_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.824 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.529    11.353    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.153    11.506 r  vga_unit/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.772    12.278    rgb_next[11]
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.268    14.809    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 nolabel_line62/y_pad_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.377ns (33.359%)  route 4.749ns (66.641%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.623     5.144    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  nolabel_line62/y_pad_reg_reg[1]/Q
                         net (fo=20, routed)          1.234     6.835    nolabel_line62/Q[1]
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.152     6.987 r  nolabel_line62/y_pad_next0_carry_i_11/O
                         net (fo=2, routed)           0.313     7.300    nolabel_line62/y_pad_next0_carry_i_11_n_0
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.326     7.626 r  nolabel_line62/y_pad_next0_carry_i_9/O
                         net (fo=5, routed)           0.981     8.607    nolabel_line62/y_pad_next0_carry_i_9_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     8.731 r  nolabel_line62/pad_on0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.731    nolabel_line62/pad_on0_carry_i_5_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.132 r  nolabel_line62/pad_on0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.132    nolabel_line62/pad_on0_carry_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.403 f  nolabel_line62/pad_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.621    10.024    vga_unit/rgb_reg[11]_i_4_0[0]
    SLICE_X4Y29          LUT6 (Prop_lut6_I0_O)        0.373    10.397 r  vga_unit/rgb_reg[11]_i_11/O
                         net (fo=1, routed)           0.303    10.700    vga_unit/rgb_reg[11]_i_11_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I4_O)        0.124    10.824 r  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=4, routed)           0.651    11.475    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X1Y29          LUT4 (Prop_lut4_I1_O)        0.150    11.625 r  vga_unit/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.645    12.270    rgb_next[9]
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X1Y32          FDCE                                         r  rgb_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)       -0.260    14.817    rgb_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  2.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 start2_btn/pulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start2_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.553     1.436    start2_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.148     1.584 f  start2_btn/pulser_inst/state_reg/Q
                         net (fo=1, routed)           0.059     1.643    start2_btn/deb_inst/p_0_in[0]
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.098     1.741 r  start2_btn/deb_inst/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.741    start2_btn/pulser_inst/btn_out_reg_0
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.820     1.947    start2_btn/pulser_inst/btn_out_reg_1
    SLICE_X10Y25         FDRE                                         r  start2_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     1.556    start2_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    start_btn/deb_inst/r3_reg_1
    SLICE_X8Y22          FDRE                                         r  start_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  start_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.112     1.715    start_btn/deb_inst/r1_reg_n_0
    SLICE_X8Y23          FDRE                                         r  start_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.821     1.948    start_btn/deb_inst/r3_reg_1
    SLICE_X8Y23          FDRE                                         r  start_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.498     1.450    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.059     1.509    start_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line49/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    nolabel_line49/baudrate_gen/counter_reg[11]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line49/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line49/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     1.959    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y44         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line49/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line49/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    nolabel_line49/baudrate_gen/counter_reg[15]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line49/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line49/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X37Y45         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     1.959    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y45         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line49/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y46         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line49/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    nolabel_line49/baudrate_gen/counter_reg[19]
    SLICE_X37Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line49/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line49/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X37Y46         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     1.959    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y46         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line49/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.562     1.445    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y42         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line49/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    nolabel_line49/baudrate_gen/counter_reg[3]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  nolabel_line49/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    nolabel_line49/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X37Y42         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.831     1.958    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y42         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line49/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.563     1.446    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y43         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line49/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    nolabel_line49/baudrate_gen/counter_reg[7]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line49/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line49/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.832     1.959    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y43         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line49/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y47         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line49/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line49/baudrate_gen/counter_reg[23]
    SLICE_X37Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line49/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line49/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X37Y47         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.833     1.960    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y47         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line49/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y48         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line49/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line49/baudrate_gen/counter_reg[27]
    SLICE_X37Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line49/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line49/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X37Y48         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.833     1.960    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y48         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line49/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line49/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line49/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.564     1.447    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line49/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.707    nolabel_line49/baudrate_gen/counter_reg[31]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  nolabel_line49/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    nolabel_line49/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.833     1.960    nolabel_line49/baudrate_gen/baud_reg_0
    SLICE_X37Y49         FDRE                                         r  nolabel_line49/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line49/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y31    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y45   nolabel_line49/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y45   nolabel_line49/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y42   nolabel_line49/baudrate_gen/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y47   nolabel_line49/baudrate_gen/counter_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y19   start2_btn/deb_inst/r2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y19   start2_btn/deb_inst/r2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line49/baudrate_gen/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y45   nolabel_line49/baudrate_gen/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y46   nolabel_line49/baudrate_gen/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y47   nolabel_line49/baudrate_gen/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X37Y47   nolabel_line49/baudrate_gen/counter_reg[21]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y19   start2_btn/deb_inst/r2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y19   start2_btn/deb_inst/r2_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X4Y22    nolabel_line62/y_pad2_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]_lopt_replica/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[9]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[9]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y19   start2_btn/deb_inst/r3_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y25   start2_btn/pulser_inst/btn_out_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X10Y25   start2_btn/pulser_inst/state_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.456ns (12.612%)  route 3.160ns (87.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.160     8.764    nolabel_line62/AR[0]
    SLICE_X9Y25          FDCE                                         f  nolabel_line62/y_ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.433    14.774    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X9Y25          FDCE                                         r  nolabel_line62/y_ball_reg_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    nolabel_line62/y_ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.456ns (12.612%)  route 3.160ns (87.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.160     8.764    nolabel_line62/AR[0]
    SLICE_X9Y25          FDCE                                         f  nolabel_line62/y_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.433    14.774    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X9Y25          FDCE                                         r  nolabel_line62/y_ball_reg_reg[1]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.594    nolabel_line62/y_ball_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.456ns (13.127%)  route 3.018ns (86.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.018     8.622    nolabel_line62/AR[0]
    SLICE_X11Y24         FDCE                                         f  nolabel_line62/y_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y24         FDCE                                         r  nolabel_line62/y_ball_reg_reg[2]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.456ns (13.127%)  route 3.018ns (86.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.018     8.622    nolabel_line62/AR[0]
    SLICE_X11Y24         FDCE                                         f  nolabel_line62/y_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y24         FDCE                                         r  nolabel_line62/y_ball_reg_reg[3]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.474ns  (logic 0.456ns (13.127%)  route 3.018ns (86.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         3.018     8.622    nolabel_line62/AR[0]
    SLICE_X11Y24         FDCE                                         f  nolabel_line62/y_ball_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y24         FDCE                                         r  nolabel_line62/y_ball_reg_reg[4]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y24         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.456ns (13.243%)  route 2.987ns (86.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.987     8.591    nolabel_line62/AR[0]
    SLICE_X11Y25         FDCE                                         f  nolabel_line62/y_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y25         FDCE                                         r  nolabel_line62/y_ball_reg_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.456ns (13.243%)  route 2.987ns (86.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.987     8.591    nolabel_line62/AR[0]
    SLICE_X11Y25         FDCE                                         f  nolabel_line62/y_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y25         FDCE                                         r  nolabel_line62/y_ball_reg_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.456ns (13.243%)  route 2.987ns (86.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.987     8.591    nolabel_line62/AR[0]
    SLICE_X11Y25         FDCE                                         f  nolabel_line62/y_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y25         FDCE                                         r  nolabel_line62/y_ball_reg_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 0.456ns (13.243%)  route 2.987ns (86.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.987     8.591    nolabel_line62/AR[0]
    SLICE_X11Y25         FDCE                                         f  nolabel_line62/y_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.434    14.775    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y25         FDCE                                         r  nolabel_line62/y_ball_reg_reg[8]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X11Y25         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    nolabel_line62/y_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.591    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_ball_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.456ns (13.737%)  route 2.864ns (86.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.627     5.148    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         2.864     8.468    nolabel_line62/AR[0]
    SLICE_X11Y26         FDCE                                         f  nolabel_line62/y_ball_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.436    14.777    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X11Y26         FDCE                                         r  nolabel_line62/y_ball_reg_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    nolabel_line62/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.171     1.783    nolabel_line62/AR[0]
    SLICE_X4Y22          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.851     1.978    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X4Y22          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[0]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.408    nolabel_line62/y_pad2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.234     1.846    nolabel_line62/AR[0]
    SLICE_X7Y19          FDCE                                         f  nolabel_line62/y_pad_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    nolabel_line62/y_pad_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.234     1.846    nolabel_line62/AR[0]
    SLICE_X7Y19          FDCE                                         f  nolabel_line62/y_pad_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDCE                                         r  nolabel_line62/y_pad_reg_reg[4]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    nolabel_line62/y_pad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.234     1.846    nolabel_line62/AR[0]
    SLICE_X7Y19          FDPE                                         f  nolabel_line62/y_pad_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDPE                                         r  nolabel_line62/y_pad_reg_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.408    nolabel_line62/y_pad_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.234     1.846    nolabel_line62/AR[0]
    SLICE_X7Y19          FDPE                                         f  nolabel_line62/y_pad_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.854     1.981    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y19          FDPE                                         r  nolabel_line62/y_pad_reg_reg[3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X7Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.408    nolabel_line62/y_pad_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.898    nolabel_line62/AR[0]
    SLICE_X5Y24          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.848     1.975    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    nolabel_line62/y_pad2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.898    nolabel_line62/AR[0]
    SLICE_X5Y24          FDCE                                         f  nolabel_line62/y_pad2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.848     1.975    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDCE                                         r  nolabel_line62/y_pad2_reg_reg[4]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y24          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    nolabel_line62/y_pad2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.898    nolabel_line62/AR[0]
    SLICE_X5Y24          FDPE                                         f  nolabel_line62/y_pad2_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.848     1.975    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y24          FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    nolabel_line62/y_pad2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad2_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.010%)  route 0.286ns (66.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.286     1.898    nolabel_line62/AR[0]
    SLICE_X5Y24          FDPE                                         f  nolabel_line62/y_pad2_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.848     1.975    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X5Y24          FDPE                                         r  nolabel_line62/y_pad2_reg_reg[3]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y24          FDPE (Remov_fdpe_C_PRE)     -0.095     1.402    nolabel_line62/y_pad2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/y_pad_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.200%)  route 0.297ns (67.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.588     1.471    reset_btn/pulser_inst/state_reg_0
    SLICE_X0Y18          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=117, routed)         0.297     1.909    nolabel_line62/AR[0]
    SLICE_X7Y20          FDCE                                         f  nolabel_line62/y_pad_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.853     1.980    nolabel_line62/x_ball_reg_reg[9]_1
    SLICE_X7Y20          FDCE                                         r  nolabel_line62/y_pad_reg_reg[0]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X7Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    nolabel_line62/y_pad_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.499    





