// Seed: 2118608529
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire \id_4 ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input tri id_4,
    input uwire id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input tri1 id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri1 id_9,
    input wand id_10
    , id_17,
    input wire id_11,
    input wand id_12,
    input supply0 id_13,
    input wand id_14,
    input uwire id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18
  );
endmodule
