# system info pcie_de_gen3_x8_ast256 on 2015.09.14.15:31:02
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Stratix V
GENERATION_ID,1442259047
#
#
# Files generated for pcie_de_gen3_x8_ast256 on 2015.09.14.15:31:02
files:
filepath,kind,attributes,module,is_top
simulation/pcie_de_gen3_x8_ast256.v,VERILOG,,pcie_de_gen3_x8_ast256,true
simulation/submodules/altpcie_sv_hip_ast_hwtcl.v,VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcie_hip_256_pipen1b.v,VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcie_rs_hip.v,VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcie_ptk.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcie_monitor_sv_dlhip_sim.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pcs.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pcs_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_xcvr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_to_ip.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_reconfig_bundle_merger.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_rx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_tx_pma.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_tx_pma_ch.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm_csr.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm_dcd.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_avmm.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_data_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_plls.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_10g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_10g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_rx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_tx_pcs_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen1_2_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_pipe_gen3_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_emsip_adapter.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/sv_xcvr_pipe_native.sv,SYSTEM_VERILOG,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/plain_files.txt,OTHER,,altpcie_sv_hip_ast_hwtcl,false
simulation/submodules/altpcied_sv_hwtcl.sv,SYSTEM_VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_hip_rs.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tl_cfg_sample.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_rx_ecrc_128_sim.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_rx_ecrc_64_sim.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tx_ecrc_128_sim.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tx_ecrc_64_sim.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_ast256_downstream.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_app_icm.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_msi.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_rx.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_rx_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_rx_64.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_tx.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_tx_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ast_tx_64.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_check_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_check_64.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_gen.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_gen_calc.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_gen_ctl_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_gen_ctl_64.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cdma_ecrc_gen_datapath.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_compliance_test.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cpld_rx_buffer.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_cplerr_lmi.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_dma_descriptor.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_dma_dt.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_dma_prg_reg.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_example_app_chaining.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_npcred_monitor.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_pcie_reconfig_initiator.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_rc_slave.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_read_dma_requester.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_read_dma_requester_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_reconfig_clk_pll.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_reg_access.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_rxtx_downstream_intf.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tx_ecrc_ctl_fifo.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tx_ecrc_data_fifo.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_tx_ecrc_fifo.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_write_dma_requester.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/altpcierd_write_dma_requester_128.v,VERILOG,,altpcied_sv_hwtcl,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
simulation/submodules/altpcie_reconfig_driver.sv,SYSTEM_VERILOG,,altpcie_reconfig_driver,false
simulation/submodules/altera_xcvr_functions.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_xcvr_functions.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_resync.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_resync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_dfe_cal_sweep_h.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_cal_seq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_cif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_cif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_uif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_uif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_basic_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_analog_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_datactrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_rmw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xreconf_analog_ctrlsm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_offset_cancellation_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/ber_reader_dcfifo.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/step_to_mon_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mon_to_step_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ctrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_eyemon_ber_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/ber_reader_dcfifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/step_to_mon_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/mon_to_step_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_reg_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_oc_cal_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_pi_phase_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_local_reset_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_cal_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_adce_datactrl_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_sv.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_control.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_datapath.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_pll_reset.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_eye_width.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_align_clk.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_get_sum.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_dcd_cal_sim_model.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_mif_avmm.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_pll_ctrl.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_soc.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_ram.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_direct.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xrbasic_lif.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_arbiter_acq.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_addr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_ch.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_l2p_rom.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xrbasic_lif.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_arbiter_acq.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_reconfig_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_arbiter.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_m2s.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_wait_generate.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_arbiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_m2s.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/altera_wait_generate.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/mentor/alt_xcvr_csr_selector.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/mentor/sv_reconfig_bundle_to_basic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_nios2_waves.do,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.dat,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.dat,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.hex,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_controller.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_controller.sdc,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,alt_xcvr_reconfig,false
simulation/submodules/plain_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/mentor_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/cadence_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/synopsys_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/aldec_files.txt,OTHER,,alt_xcvr_reconfig,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
pcie_de_gen3_x8_ast256.DUT,altpcie_sv_hip_ast_hwtcl
pcie_de_gen3_x8_ast256.APPS,altpcied_sv_hwtcl
pcie_de_gen3_x8_ast256.pcie_reconfig_driver_0,altpcie_reconfig_driver
pcie_de_gen3_x8_ast256.alt_xcvr_reconfig_0,alt_xcvr_reconfig
pcie_de_gen3_x8_ast256.rst_controller,altera_reset_controller
