[verilog]
include_paths = ["."]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true
