# Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 
# do {TEST.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rom32x32
# -- Compiling architecture rom32x32 of rom32x32
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity progcnt
# -- Compiling architecture behavioral of progcnt
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity pc_update
# -- Compiling architecture behavioral of pc_update
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity mux2
# -- Compiling architecture behavioral of mux2
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package vcomponents
# -- Compiling entity mips
# -- Compiling architecture behavioral of mips
# Model Technology ModelSim XE III vcom 6.4b Compiler 2008.11 Nov 15 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vcomponents
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity test
# -- Compiling architecture testbench_arch of test
# vsim -lib work -t 1ps TEST 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading unisim.vcomponents
# Loading ieee.numeric_std(body)
# Loading std.textio(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.test(testbench_arch)
# Loading work.mips(behavioral)
# Loading work.mux2(behavioral)
# Loading work.pc_update(behavioral)
# Loading work.progcnt(behavioral)
# Loading work.rom32x32(rom32x32)
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# .main_pane.signals.interior.cs
add wave \
{sim:/test/uut/instr } 
add wave \
{sim:/test/uut/pc } 
restart
add wave \
{sim:/test/uut/instr } 
add wave \
{sim:/test/uut/pc } 
run 1us
