(module "MC74VHC1G32DFT1G" (layer F.Cu) (tedit 620CE813)
  (descr "MC74VHC1G32DFT1G, 74VHC OR Gate 1 2 SC-70-5 Gates ROHS")
  (tags "74VHC OR Gate 1 2 SC-70-5 Gates ROHS, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.84252) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value MC74VHC1G32DFT1G (at 0 2.84252) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -0.99986 1.050038) (end -0.969888 1.050038) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -0.649848 1.340615) (end -0.549771 1.340615) (layer F.Fab) (width 0.2))
  (fp_circle (center -1.259703 0.99492) (end -1.109589 0.99492) (layer F.SilkS) (width 0.3))
  (fp_line (start 1.076238 0.701143) (end 1.076238 -0.70127) (layer F.SilkS) (width 0.1524))
  (fp_line (start -1.076238 0.701143) (end -1.076238 -0.70127) (layer F.SilkS) (width 0.1524))
  (fp_line (start 0.263945 -0.70127) (end -0.263945 -0.70127) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -0.650102 0.84252) (size 0.315011 0.835001) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.00014 0.84252) (size 0.315011 0.835001) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.650127 0.84252) (size 0.315011 0.835001) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.650127 -0.84252) (size 0.315011 0.835001) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.650102 -0.84252) (size 0.315011 0.835001) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.84252) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/MC74VHC1G32DFT1G.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -90))
  )
)