$date
	Thu Nov 02 20:17:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Yt1 [3:0] $end
$var wire 4 " Yt [3:0] $end
$var reg 1 # clock $end
$scope module f $end
$var wire 1 # clock $end
$var reg 4 $ Yt [3:0] $end
$var reg 4 % Yt1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b10 $
0#
b10 "
bx !
$end
#2000
b0 "
b0 $
b0 !
b0 %
1#
#4000
0#
#6000
b1000 "
b1000 $
b1000 !
b1000 %
1#
#8000
0#
#10000
b101 "
b101 $
b101 !
b101 %
1#
#12000
0#
#14000
b11 "
b11 $
b11 !
b11 %
1#
#16000
0#
#18000
b111 "
b111 $
b111 !
b111 %
1#
#20000
0#
#22000
b10 "
b10 $
b10 !
b10 %
1#
#24000
0#
#26000
b0 "
b0 $
b0 !
b0 %
1#
#28000
0#
#30000
b1000 "
b1000 $
b1000 !
b1000 %
1#
#32000
0#
#34000
b101 "
b101 $
b101 !
b101 %
1#
#36000
0#
#38000
b11 "
b11 $
b11 !
b11 %
1#
#40000
0#
#42000
b111 "
b111 $
b111 !
b111 %
1#
#44000
0#
#46000
b10 "
b10 $
b10 !
b10 %
1#
#48000
0#
#50000
b0 "
b0 $
b0 !
b0 %
1#
#52000
0#
#54000
b1000 "
b1000 $
b1000 !
b1000 %
1#
#56000
0#
#58000
b101 "
b101 $
b101 !
b101 %
1#
#60000
0#
#62000
b11 "
b11 $
b11 !
b11 %
1#
#64000
0#
#66000
b111 "
b111 $
b111 !
b111 %
1#
#68000
0#
#70000
b10 "
b10 $
b10 !
b10 %
1#
#72000
0#
#74000
b0 "
b0 $
b0 !
b0 %
1#
#76000
0#
#78000
b1000 "
b1000 $
b1000 !
b1000 %
1#
#80000
0#
#82000
b101 "
b101 $
b101 !
b101 %
1#
#84000
0#
#86000
b11 "
b11 $
b11 !
b11 %
1#
#88000
0#
#90000
b111 "
b111 $
b111 !
b111 %
1#
#92000
0#
#94000
b10 "
b10 $
b10 !
b10 %
1#
#96000
0#
#98000
b0 "
b0 $
b0 !
b0 %
1#
#100000
0#
#102000
b1000 "
b1000 $
b1000 !
b1000 %
1#
#104000
0#
#106000
b101 "
b101 $
b101 !
b101 %
1#
#108000
0#
#110000
b11 "
b11 $
b11 !
b11 %
1#
#112000
0#
#114000
b111 "
b111 $
b111 !
b111 %
1#
#116000
0#
#118000
b10 "
b10 $
b10 !
b10 %
1#
#120000
0#
#200000
