module preco(clk,h0,h1,h2,h3,h4,h5,h6,h7);

input clk;
input[8:0] posicao;
output reg [6:0] h0,h1,h2,h3,h4,h5,h6,h7;

always @(posedge clock)
begin
case (posicao)
begin

9'b100000001 : 
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4=7'b0110000;// 1
h5=7'b1101101; //2
h6=7'b1011011; // 5
h7=7'b0110000;// 1
end 
9'b100000010 or 9'b010000001:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4=7'b0110011;// 4
h5=7'b0110011;// 4
h6=7'b1101101; //2
h7=7'b0110000;// 1
end
9'b001000001 or 9'b010000010 or 9'b100000100:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4=7'b1111001;// 3
h5=7'b1111001;// 3
h6= 7'b1111110; //0
h7= 7'b0110000;// 1
end
9'b000100001 or 9'b010000100 or 9'b100001000 or 9'b001000010:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4= 7'b1101101; //2
h5=7'b1011011; // 5
h6=7'b1110011; //9
h7=7'b0000000;
end
9'b000010001 or 9'b0100010000 or 9'b100010000 or 9'b001000100 or 9'b000100010:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4=7'b1110000;// 7
h5= 7'b0110011;// 4
h6= 7'b1110000; // 8
h7=7'b0000000;
end
9'b000001001 or 9'b010010000 or 9'b100100000 or 9'b001001000 or 9'b000100100 or 9'b000010010:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4= 7'b1011011; // 5
h5= 7'b1111001; // 3
h6= 7'b1110000;// 7
h7=7'b0000000;
end
9'b000000101 or 9'b010100000 or 9'b101000000 or 9'b000101000 or 9'b000010100 or 9'b000001010 or 9'b001010000:
begin
h0=7'b0000000;
h1=7'b0000000;
h2=7'b0000000;
h3=7'b0000000;
h4= 7'b1011011;// 5
h5= 7'b1110000; //7
h6= 7'b0011111; //6
h7=7'b0000000;
end
end
endcase
end
endmodule
