// Seed: 3269223123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_1[1] = 1;
  logic id_4 = 1;
  assign id_4 = id_4;
  assign id_4 = id_3 - id_2;
  assign id_4 = 1;
  logic id_5;
  logic id_6 = 1;
  assign id_4 = 1'h0;
endmodule
