\hypertarget{group___u_s_b___peripheral___access___layer}{}\section{U\+SB Peripheral Access Layer}
\label{group___u_s_b___peripheral___access___layer}\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___u_s_b___register___masks}{U\+S\+B Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_s_b___type}{U\+S\+B\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}}~(0x40072000u)
\item 
\#define \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0}}~((\mbox{\hyperlink{struct_u_s_b___type}{U\+S\+B\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gabb481a231c7c57907377d7ee985f826c}{U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0}} \}
\item 
\#define \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_ga17e92a5c4b8217467adbbc5ab517c72f}{U\+S\+B\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{U\+S\+B0\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}\label{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}} 
\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}!USB0@{USB0}}
\index{USB0@{USB0}!USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsubsection{\texorpdfstring{USB0}{USB0}}
{\footnotesize\ttfamily \#define U\+S\+B0~((\mbox{\hyperlink{struct_u_s_b___type}{U\+S\+B\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}})}

Peripheral U\+S\+B0 base pointer \mbox{\Hypertarget{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}\label{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}} 
\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}!USB0\_BASE@{USB0\_BASE}}
\index{USB0\_BASE@{USB0\_BASE}!USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsubsection{\texorpdfstring{USB0\_BASE}{USB0\_BASE}}
{\footnotesize\ttfamily \#define U\+S\+B0\+\_\+\+B\+A\+SE~(0x40072000u)}

Peripheral U\+S\+B0 base address \mbox{\Hypertarget{group___u_s_b___peripheral___access___layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}\label{group___u_s_b___peripheral___access___layer_gac3fe38a7a5a01a7da6dfcc4a06f4f721}} 
\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}!USB\_BASE\_ADDRS@{USB\_BASE\_ADDRS}}
\index{USB\_BASE\_ADDRS@{USB\_BASE\_ADDRS}!USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsubsection{\texorpdfstring{USB\_BASE\_ADDRS}{USB\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaa47acf4992407a85e79d911ca1055d17}{U\+S\+B0\+\_\+\+B\+A\+SE}} \}}

Array initializer of U\+SB peripheral base addresses \mbox{\Hypertarget{group___u_s_b___peripheral___access___layer_gabb481a231c7c57907377d7ee985f826c}\label{group___u_s_b___peripheral___access___layer_gabb481a231c7c57907377d7ee985f826c}} 
\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}!USB\_BASE\_PTRS@{USB\_BASE\_PTRS}}
\index{USB\_BASE\_PTRS@{USB\_BASE\_PTRS}!USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsubsection{\texorpdfstring{USB\_BASE\_PTRS}{USB\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___u_s_b___peripheral___access___layer_gaea56c015ce8ad0cc88464060fde6d87c}{U\+S\+B0}} \}}

Array initializer of U\+SB peripheral base pointers \mbox{\Hypertarget{group___u_s_b___peripheral___access___layer_ga17e92a5c4b8217467adbbc5ab517c72f}\label{group___u_s_b___peripheral___access___layer_ga17e92a5c4b8217467adbbc5ab517c72f}} 
\index{USB Peripheral Access Layer@{USB Peripheral Access Layer}!USB\_IRQS@{USB\_IRQS}}
\index{USB\_IRQS@{USB\_IRQS}!USB Peripheral Access Layer@{USB Peripheral Access Layer}}
\subsubsection{\texorpdfstring{USB\_IRQS}{USB\_IRQS}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083ad85ea858fda8e15398b5aa74c019cb7a}{U\+S\+B0\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the U\+SB peripheral type 