
*** Running vivado
    with args -log Motherboard.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Motherboard.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Motherboard.tcl -notrace
Command: synth_design -top Motherboard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7232 
WARNING: [Synth 8-2507] parameter declaration becomes local in RAM with formal parameter declaration list [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in RAM with formal parameter declaration list [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in FIFO with formal parameter declaration list [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:170]
WARNING: [Synth 8-2507] parameter declaration becomes local in STACK with formal parameter declaration list [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:270]
WARNING: [Synth 8-2507] parameter declaration becomes local in Motherboard with formal parameter declaration list [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:68]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 341.617 ; gain = 104.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Motherboard' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:56]
	Parameter CLOCK_DIVIDER bound to: 100 - type: integer 
	Parameter ROM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CLOCK_GENERATOR' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:24]
	Parameter DIVIDE bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLOCK_GENERATOR' (1#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:24]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:113]
	Parameter LENGTH bound to: 256 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter FILE_NAME bound to: rom.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'rom.mem' is read successfully [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:146]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (2#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:113]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'ROM' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:107]
INFO: [Synth 8-6157] synthesizing module 'MIPS' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:162]
	Parameter BYTE bound to: 2'b10 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_DECODER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:433]
INFO: [Synth 8-6157] synthesizing module 'IMMEDIATE_TO_ALU_CONVERTER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:682]
INFO: [Synth 8-6155] done synthesizing module 'IMMEDIATE_TO_ALU_CONVERTER' (3#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:682]
WARNING: [Synth 8-151] case item 6'b000001 is unreachable [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:494]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR_DECODER' (4#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:433]
INFO: [Synth 8-6157] synthesizing module 'REGISTER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:375]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER' (5#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:375]
INFO: [Synth 8-6157] synthesizing module 'ADDER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:725]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADDER' (6#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:725]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter INPUTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX' (7#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
WARNING: [Synth 8-689] width (42) of port connection 'in' does not match port width (15) of module 'MUX' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:288]
INFO: [Synth 8-6157] synthesizing module 'REGFILE' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:737]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGFILE' (8#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:737]
INFO: [Synth 8-6157] synthesizing module 'VALUE_EXTEND' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:860]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VALUE_EXTEND' (9#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:860]
INFO: [Synth 8-6157] synthesizing module 'SHIFT_LEFT' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:877]
	Parameter AMOUNT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHIFT_LEFT' (10#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:877]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (16) of module 'VALUE_EXTEND' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:328]
INFO: [Synth 8-6157] synthesizing module 'MUX__parameterized0' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX__parameterized0' (10#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-6157] synthesizing module 'MUX__parameterized1' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX__parameterized1' (10#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:780]
WARNING: [Synth 8-151] case item 6'b100001 is unreachable [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:807]
WARNING: [Synth 8-151] case item 6'b100000 is unreachable [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:807]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:780]
INFO: [Synth 8-6157] synthesizing module 'OR' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:60]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR' (12#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:60]
INFO: [Synth 8-6157] synthesizing module 'MUX__parameterized2' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INPUTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX__parameterized2' (12#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:113]
INFO: [Synth 8-6157] synthesizing module 'TRIBUFFER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:37]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'TRIBUFFER' (13#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:37]
INFO: [Synth 8-6157] synthesizing module 'SHIFT_RIGHT' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:886]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHIFT_RIGHT' (14#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:886]
INFO: [Synth 8-6155] done synthesizing module 'MIPS' (15#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:162]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:51]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND' (16#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:51]
INFO: [Synth 8-6157] synthesizing module 'NOR' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:91]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOR' (17#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:91]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:130]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (18#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:130]
INFO: [Synth 8-6157] synthesizing module 'AND__parameterized0' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:51]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND__parameterized0' (18#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:51]
INFO: [Synth 8-6157] synthesizing module 'OR__parameterized0' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:60]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR__parameterized0' (18#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/GlueLogic.v:60]
INFO: [Synth 8-6157] synthesizing module 'QuadratureDecoder' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/QuadratureDecoder.v:24]
	Parameter BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ExtToIntSync' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/imports/new/ExtToIntSync.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ExtToIntSync' (19#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/imports/new/ExtToIntSync.v:24]
INFO: [Synth 8-6155] done synthesizing module 'QuadratureDecoder' (20#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/CMPE127-Toolkit/CMPE127-Toolkit.srcs/sources_1/new/QuadratureDecoder.v:24]
WARNING: [Synth 8-350] instance 'QuadDecoder' of module 'QuadratureDecoder' requires 8 connections, but only 7 given [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:189]
INFO: [Synth 8-6157] synthesizing module 'REGISTER__parameterized0' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:375]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER__parameterized0' (20#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:375]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:220]
INFO: [Synth 8-6155] done synthesizing module 'Motherboard' (21#1) [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:56]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[31]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[30]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[29]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[28]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[27]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[26]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[25]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[24]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[23]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[22]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[21]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[20]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[19]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[18]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[17]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[16]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[15]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[14]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[13]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[12]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[11]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[10]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[9]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[8]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[7]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[6]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[5]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[4]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[3]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 375.008 ; gain = 138.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 375.008 ; gain = 138.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 375.008 ; gain = 138.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/constrs_1/new/Motherboard_constraints.xdc]
Finished Parsing XDC File [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/constrs_1/new/Motherboard_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/constrs_1/new/Motherboard_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Motherboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Motherboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 734.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 734.289 ; gain = 497.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 734.289 ; gain = 497.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 734.289 ; gain = 497.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:842]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:798]
WARNING: [Synth 8-327] inferring latch for variable 'high_result_reg' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:815]
WARNING: [Synth 8-327] inferring latch for variable 'low_result_reg' [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:816]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 734.289 ; gain = 497.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  16 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  24 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLOCK_GENERATOR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     33 Bit        Muxes := 1     
Module IMMEDIATE_TO_ALU_CONVERTER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module PROCESSOR_DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module REGISTER 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ADDER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REGFILE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module VALUE_EXTEND 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 1     
Module MIPS 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module DECODER 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ExtToIntSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QuadratureDecoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module REGISTER__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP low_result0, operation Mode is: A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: Generating DSP low_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
DSP Report: operator low_result0 is absorbed into DSP low_result0.
WARNING: [Synth 8-6014] Unused sequential element output1/Q_reg was removed.  [C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.srcs/sources_1/imports/Motherboard Internship/MotherboardSampleProject/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Memory.v:387]
INFO: [Synth 8-5545] ROM "clock/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[31]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[30]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[29]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[28]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[27]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[26]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[25]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[24]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[23]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[22]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[21]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[20]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[19]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[18]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[17]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[16]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[15]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[14]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[13]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[12]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[11]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[10]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[9]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[8]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[7]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[6]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[5]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[4]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[3]
WARNING: [Synth 8-3331] design PROCESSOR_DECODER has unconnected port alu_result[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 734.289 ; gain = 497.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------+-----------+----------------------+---------------+
|Motherboard | mips/regfile/register_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 783.012 ; gain = 546.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 806.758 ; gain = 570.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------------------+-----------+----------------------+---------------+
|Motherboard | mips/regfile/register_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mips/pc_register/Q_reg[1]) is unused and will be removed from module Motherboard.
WARNING: [Synth 8-3332] Sequential element (mips/pc_register/Q_reg[0]) is unused and will be removed from module Motherboard.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     4|
|2     |CARRY4  |   697|
|3     |DSP48E1 |     4|
|4     |LUT1    |   180|
|5     |LUT2    |   193|
|6     |LUT3    |  2077|
|7     |LUT4    |   303|
|8     |LUT5    |   336|
|9     |LUT6    |   658|
|10    |MUXF7   |    32|
|11    |RAM32M  |    12|
|12    |FDCE    |   119|
|13    |LD      |    96|
|14    |IBUF    |     5|
|15    |OBUF    |     8|
+------+--------+------+

Report Instance Areas: 
+------+--------------------+-------------------------+------+
|      |Instance            |Module                   |Cells |
+------+--------------------+-------------------------+------+
|1     |top                 |                         |  4724|
|2     |  QuadDecoder       |QuadratureDecoder        |   106|
|3     |    U0              |ExtToIntSync             |    71|
|4     |    U1              |ExtToIntSync_1           |     2|
|5     |  clock             |CLOCK_GENERATOR          |    82|
|6     |  mips              |MIPS                     |  4511|
|7     |    adder           |ADDER                    |     8|
|8     |    alu             |ALU                      |  2996|
|9     |    branch_pc_adder |ADDER_0                  |     8|
|10    |    pc_register     |REGISTER                 |  1334|
|11    |    regfile         |REGFILE                  |   165|
|12    |  output0           |REGISTER__parameterized0 |     8|
+------+--------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 908.168 ; gain = 671.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 908.168 ; gain = 312.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 908.168 ; gain = 671.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  LD => LDCE: 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 908.168 ; gain = 682.988
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Documents/SJSU/CMPE Internship 2018/Motherboard/Motherboard.runs/synth_1/Motherboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Motherboard_utilization_synth.rpt -pb Motherboard_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 908.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jul 29 18:38:00 2018...
