Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/ProgramFiles/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a8d623e77cb64af19a5c830bfb458e68 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_2_behav xil_defaultlib.tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN1' [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_RDEN2' [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_WE2' [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'MEM_SIZE' [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MEM_SIGN' [E:/Documents/Code/CPE 233/CPE233Labs/CPE233Labs.srcs/sources_1/new/Exp4.sv:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.reg_nb_sclr(n=32)
Compiling module xil_defaultlib.rca_nb(n=32)
Compiling module xil_defaultlib.ProgramCounterMod
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Exp4
Compiling module xil_defaultlib.tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_2_behav
