*****************************************************************

  Operator   [GTP_LUT8]

  Author      []

  Abstract    []

  Copyright 2014 (c). SHENZHEN PANGO MICROSYSTEMS CO.,LTD.
  All Right Reserved.

  Revision History:
     06/18/14 - Initial version.

********************************************************************************/
fabric 
implementation impl of GTP_LUT8 @(2,0 # 1,0)
{
    wire ntL7OUT;
    operator gopLUT7 LUT7_inst
        parameter map 
            ( 
                INITD => INIT[255:224] ,
                INITC => INIT[223:192] ,
                INITB => INIT[191:160] ,
                INITA => INIT[159:128]
            )
        port map
            (
                A0 => I0, 
                A1 => I1, 
                A2 => I2, 
                A3 => I3, 
                A4 => I4,                
                B0 => I0, 
                B1 => I1, 
                B2 => I2, 
                B3 => I3, 
                B4 => I4,                
                C0 => I0, 
                C1 => I1, 
                C2 => I2, 
                C3 => I3, 
                C4 => I4,
                D0 => I0, 
                D1 => I1, 
                D2 => I2, 
                D3 => I3, 
                D4 => I4, 
                       
                M0 => I5, 
                M1 => I5, 
                M2 => I6,
                
                L7OUT => ntL7OUT             
            )@[1,0];
            
    operator gopLUT8 LUT8_inst
        parameter map 
            (    
                INITD => INIT[127:96],
                INITC => INIT[95:64] ,
                INITB => INIT[63:32] ,
                INITA => INIT[31:0]                
            )
        port map
            (
                A0 => I0, 
                A1 => I1, 
                A2 => I2, 
                A3 => I3, 
                A4 => I4,                
                B0 => I0, 
                B1 => I1, 
                B2 => I2, 
                B3 => I3, 
                B4 => I4,                
                C0 => I0, 
                C1 => I1, 
                C2 => I2, 
                C3 => I3, 
                C4 => I4,
                D0 => I0, 
                D1 => I1, 
                D2 => I2, 
                D3 => I3, 
                D4 => I4,  
                      
                M0 => I5, 
                M1 => I5, 
                M2 => I6,
                M3 => I7,
                
                L7IN => ntL7OUT, 
                Z     => Z                  
            )@[0,0];


};
