{
  "module_name": "imx412.c",
  "hash_id": "b136dcbbae77847f63ab92dd438ab16b1f18f96b0561c8e795b7806ec1f3b076",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/imx412.c",
  "human_readable_source": "\n \n#include <asm/unaligned.h>\n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-fwnode.h>\n#include <media/v4l2-subdev.h>\n\n \n#define IMX412_REG_MODE_SELECT\t0x0100\n#define IMX412_MODE_STANDBY\t0x00\n#define IMX412_MODE_STREAMING\t0x01\n\n \n#define IMX412_REG_LPFR\t\t0x0340\n\n \n#define IMX412_REG_ID\t\t0x0016\n#define IMX412_ID\t\t0x577\n\n \n#define IMX412_REG_EXPOSURE_CIT\t0x0202\n#define IMX412_EXPOSURE_MIN\t8\n#define IMX412_EXPOSURE_OFFSET\t22\n#define IMX412_EXPOSURE_STEP\t1\n#define IMX412_EXPOSURE_DEFAULT\t0x0648\n\n \n#define IMX412_REG_AGAIN\t0x0204\n#define IMX412_AGAIN_MIN\t0\n#define IMX412_AGAIN_MAX\t978\n#define IMX412_AGAIN_STEP\t1\n#define IMX412_AGAIN_DEFAULT\t0\n\n \n#define IMX412_REG_HOLD\t\t0x0104\n\n \n#define IMX412_INCLK_RATE\t24000000\n\n \n#define IMX412_LINK_FREQ\t600000000\n#define IMX412_NUM_DATA_LANES\t4\n\n#define IMX412_REG_MIN\t\t0x00\n#define IMX412_REG_MAX\t\t0xffff\n\n \nstruct imx412_reg {\n\tu16 address;\n\tu8 val;\n};\n\n \nstruct imx412_reg_list {\n\tu32 num_of_regs;\n\tconst struct imx412_reg *regs;\n};\n\n \nstruct imx412_mode {\n\tu32 width;\n\tu32 height;\n\tu32 code;\n\tu32 hblank;\n\tu32 vblank;\n\tu32 vblank_min;\n\tu32 vblank_max;\n\tu64 pclk;\n\tu32 link_freq_idx;\n\tstruct imx412_reg_list reg_list;\n};\n\nstatic const char * const imx412_supply_names[] = {\n\t\"dovdd\",\t \n\t\"avdd\",\t\t \n\t\"dvdd\",\t\t \n};\n\n \nstruct imx412 {\n\tstruct device *dev;\n\tstruct i2c_client *client;\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct gpio_desc *reset_gpio;\n\tstruct clk *inclk;\n\tstruct regulator_bulk_data supplies[ARRAY_SIZE(imx412_supply_names)];\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\tstruct v4l2_ctrl *link_freq_ctrl;\n\tstruct v4l2_ctrl *pclk_ctrl;\n\tstruct v4l2_ctrl *hblank_ctrl;\n\tstruct v4l2_ctrl *vblank_ctrl;\n\tstruct {\n\t\tstruct v4l2_ctrl *exp_ctrl;\n\t\tstruct v4l2_ctrl *again_ctrl;\n\t};\n\tu32 vblank;\n\tconst struct imx412_mode *cur_mode;\n\tstruct mutex mutex;\n\tbool streaming;\n};\n\nstatic const s64 link_freq[] = {\n\tIMX412_LINK_FREQ,\n};\n\n \nstatic const struct imx412_reg mode_4056x3040_regs[] = {\n\t{0x0136, 0x18},\n\t{0x0137, 0x00},\n\t{0x3c7e, 0x08},\n\t{0x3c7f, 0x02},\n\t{0x38a8, 0x1f},\n\t{0x38a9, 0xff},\n\t{0x38aa, 0x1f},\n\t{0x38ab, 0xff},\n\t{0x55d4, 0x00},\n\t{0x55d5, 0x00},\n\t{0x55d6, 0x07},\n\t{0x55d7, 0xff},\n\t{0x55e8, 0x07},\n\t{0x55e9, 0xff},\n\t{0x55ea, 0x00},\n\t{0x55eb, 0x00},\n\t{0x575c, 0x07},\n\t{0x575d, 0xff},\n\t{0x575e, 0x00},\n\t{0x575f, 0x00},\n\t{0x5764, 0x00},\n\t{0x5765, 0x00},\n\t{0x5766, 0x07},\n\t{0x5767, 0xff},\n\t{0x5974, 0x04},\n\t{0x5975, 0x01},\n\t{0x5f10, 0x09},\n\t{0x5f11, 0x92},\n\t{0x5f12, 0x32},\n\t{0x5f13, 0x72},\n\t{0x5f14, 0x16},\n\t{0x5f15, 0xba},\n\t{0x5f17, 0x13},\n\t{0x5f18, 0x24},\n\t{0x5f19, 0x60},\n\t{0x5f1a, 0xe3},\n\t{0x5f1b, 0xad},\n\t{0x5f1c, 0x74},\n\t{0x5f2d, 0x25},\n\t{0x5f5c, 0xd0},\n\t{0x6a22, 0x00},\n\t{0x6a23, 0x1d},\n\t{0x7ba8, 0x00},\n\t{0x7ba9, 0x00},\n\t{0x886b, 0x00},\n\t{0x9002, 0x0a},\n\t{0x9004, 0x1a},\n\t{0x9214, 0x93},\n\t{0x9215, 0x69},\n\t{0x9216, 0x93},\n\t{0x9217, 0x6b},\n\t{0x9218, 0x93},\n\t{0x9219, 0x6d},\n\t{0x921a, 0x57},\n\t{0x921b, 0x58},\n\t{0x921c, 0x57},\n\t{0x921d, 0x59},\n\t{0x921e, 0x57},\n\t{0x921f, 0x5a},\n\t{0x9220, 0x57},\n\t{0x9221, 0x5b},\n\t{0x9222, 0x93},\n\t{0x9223, 0x02},\n\t{0x9224, 0x93},\n\t{0x9225, 0x03},\n\t{0x9226, 0x93},\n\t{0x9227, 0x04},\n\t{0x9228, 0x93},\n\t{0x9229, 0x05},\n\t{0x922a, 0x98},\n\t{0x922b, 0x21},\n\t{0x922c, 0xb2},\n\t{0x922d, 0xdb},\n\t{0x922e, 0xb2},\n\t{0x922f, 0xdc},\n\t{0x9230, 0xb2},\n\t{0x9231, 0xdd},\n\t{0x9232, 0xe2},\n\t{0x9233, 0xe1},\n\t{0x9234, 0xb2},\n\t{0x9235, 0xe2},\n\t{0x9236, 0xb2},\n\t{0x9237, 0xe3},\n\t{0x9238, 0xb7},\n\t{0x9239, 0xb9},\n\t{0x923a, 0xb7},\n\t{0x923b, 0xbb},\n\t{0x923c, 0xb7},\n\t{0x923d, 0xbc},\n\t{0x923e, 0xb7},\n\t{0x923f, 0xc5},\n\t{0x9240, 0xb7},\n\t{0x9241, 0xc7},\n\t{0x9242, 0xb7},\n\t{0x9243, 0xc9},\n\t{0x9244, 0x98},\n\t{0x9245, 0x56},\n\t{0x9246, 0x98},\n\t{0x9247, 0x55},\n\t{0x9380, 0x00},\n\t{0x9381, 0x62},\n\t{0x9382, 0x00},\n\t{0x9383, 0x56},\n\t{0x9384, 0x00},\n\t{0x9385, 0x52},\n\t{0x9388, 0x00},\n\t{0x9389, 0x55},\n\t{0x938a, 0x00},\n\t{0x938b, 0x55},\n\t{0x938c, 0x00},\n\t{0x938d, 0x41},\n\t{0x5078, 0x01},\n\t{0x0112, 0x0a},\n\t{0x0113, 0x0a},\n\t{0x0114, 0x03},\n\t{0x0342, 0x11},\n\t{0x0343, 0xa0},\n\t{0x0340, 0x0d},\n\t{0x0341, 0xda},\n\t{0x3210, 0x00},\n\t{0x0344, 0x00},\n\t{0x0345, 0x00},\n\t{0x0346, 0x00},\n\t{0x0347, 0x00},\n\t{0x0348, 0x0f},\n\t{0x0349, 0xd7},\n\t{0x034a, 0x0b},\n\t{0x034b, 0xdf},\n\t{0x00e3, 0x00},\n\t{0x00e4, 0x00},\n\t{0x00e5, 0x01},\n\t{0x00fc, 0x0a},\n\t{0x00fd, 0x0a},\n\t{0x00fe, 0x0a},\n\t{0x00ff, 0x0a},\n\t{0xe013, 0x00},\n\t{0x0220, 0x00},\n\t{0x0221, 0x11},\n\t{0x0381, 0x01},\n\t{0x0383, 0x01},\n\t{0x0385, 0x01},\n\t{0x0387, 0x01},\n\t{0x0900, 0x00},\n\t{0x0901, 0x11},\n\t{0x0902, 0x00},\n\t{0x3140, 0x02},\n\t{0x3241, 0x11},\n\t{0x3250, 0x03},\n\t{0x3e10, 0x00},\n\t{0x3e11, 0x00},\n\t{0x3f0d, 0x00},\n\t{0x3f42, 0x00},\n\t{0x3f43, 0x00},\n\t{0x0401, 0x00},\n\t{0x0404, 0x00},\n\t{0x0405, 0x10},\n\t{0x0408, 0x00},\n\t{0x0409, 0x00},\n\t{0x040a, 0x00},\n\t{0x040b, 0x00},\n\t{0x040c, 0x0f},\n\t{0x040d, 0xd8},\n\t{0x040e, 0x0b},\n\t{0x040f, 0xe0},\n\t{0x034c, 0x0f},\n\t{0x034d, 0xd8},\n\t{0x034e, 0x0b},\n\t{0x034f, 0xe0},\n\t{0x0301, 0x05},\n\t{0x0303, 0x02},\n\t{0x0305, 0x04},\n\t{0x0306, 0x00},\n\t{0x0307, 0xc8},\n\t{0x0309, 0x0a},\n\t{0x030b, 0x01},\n\t{0x030d, 0x02},\n\t{0x030e, 0x01},\n\t{0x030f, 0x5e},\n\t{0x0310, 0x00},\n\t{0x0820, 0x12},\n\t{0x0821, 0xc0},\n\t{0x0822, 0x00},\n\t{0x0823, 0x00},\n\t{0x3e20, 0x01},\n\t{0x3e37, 0x00},\n\t{0x3f50, 0x00},\n\t{0x3f56, 0x00},\n\t{0x3f57, 0xe2},\n\t{0x3c0a, 0x5a},\n\t{0x3c0b, 0x55},\n\t{0x3c0c, 0x28},\n\t{0x3c0d, 0x07},\n\t{0x3c0e, 0xff},\n\t{0x3c0f, 0x00},\n\t{0x3c10, 0x00},\n\t{0x3c11, 0x02},\n\t{0x3c12, 0x00},\n\t{0x3c13, 0x03},\n\t{0x3c14, 0x00},\n\t{0x3c15, 0x00},\n\t{0x3c16, 0x0c},\n\t{0x3c17, 0x0c},\n\t{0x3c18, 0x0c},\n\t{0x3c19, 0x0a},\n\t{0x3c1a, 0x0a},\n\t{0x3c1b, 0x0a},\n\t{0x3c1c, 0x00},\n\t{0x3c1d, 0x00},\n\t{0x3c1e, 0x00},\n\t{0x3c1f, 0x00},\n\t{0x3c20, 0x00},\n\t{0x3c21, 0x00},\n\t{0x3c22, 0x3f},\n\t{0x3c23, 0x0a},\n\t{0x3e35, 0x01},\n\t{0x3f4a, 0x03},\n\t{0x3f4b, 0xbf},\n\t{0x3f26, 0x00},\n\t{0x0202, 0x0d},\n\t{0x0203, 0xc4},\n\t{0x0204, 0x00},\n\t{0x0205, 0x00},\n\t{0x020e, 0x01},\n\t{0x020f, 0x00},\n\t{0x0210, 0x01},\n\t{0x0211, 0x00},\n\t{0x0212, 0x01},\n\t{0x0213, 0x00},\n\t{0x0214, 0x01},\n\t{0x0215, 0x00},\n\t{0xbcf1, 0x00},\n};\n\n \nstatic const struct imx412_mode supported_mode = {\n\t.width = 4056,\n\t.height = 3040,\n\t.hblank = 456,\n\t.vblank = 506,\n\t.vblank_min = 506,\n\t.vblank_max = 32420,\n\t.pclk = 480000000,\n\t.link_freq_idx = 0,\n\t.code = MEDIA_BUS_FMT_SRGGB10_1X10,\n\t.reg_list = {\n\t\t.num_of_regs = ARRAY_SIZE(mode_4056x3040_regs),\n\t\t.regs = mode_4056x3040_regs,\n\t},\n};\n\n \nstatic inline struct imx412 *to_imx412(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct imx412, sd);\n}\n\n \nstatic int imx412_read_reg(struct imx412 *imx412, u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx412->sd);\n\tstruct i2c_msg msgs[2] = {0};\n\tu8 addr_buf[2] = {0};\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = ARRAY_SIZE(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\n \nstatic int imx412_write_reg(struct imx412 *imx412, u16 reg, u32 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx412->sd);\n\tu8 buf[6] = {0};\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << (8 * (4 - len)), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int imx412_write_regs(struct imx412 *imx412,\n\t\t\t     const struct imx412_reg *regs, u32 len)\n{\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = imx412_write_reg(imx412, regs[i].address, 1, regs[i].val);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx412_update_controls(struct imx412 *imx412,\n\t\t\t\t  const struct imx412_mode *mode)\n{\n\tint ret;\n\n\tret = __v4l2_ctrl_s_ctrl(imx412->link_freq_ctrl, mode->link_freq_idx);\n\tif (ret)\n\t\treturn ret;\n\n\tret = __v4l2_ctrl_s_ctrl(imx412->hblank_ctrl, mode->hblank);\n\tif (ret)\n\t\treturn ret;\n\n\treturn __v4l2_ctrl_modify_range(imx412->vblank_ctrl, mode->vblank_min,\n\t\t\t\t\tmode->vblank_max, 1, mode->vblank);\n}\n\n \nstatic int imx412_update_exp_gain(struct imx412 *imx412, u32 exposure, u32 gain)\n{\n\tu32 lpfr, shutter;\n\tint ret;\n\n\tlpfr = imx412->vblank + imx412->cur_mode->height;\n\tshutter = lpfr - exposure;\n\n\tdev_dbg(imx412->dev, \"Set exp %u, analog gain %u, shutter %u, lpfr %u\",\n\t\texposure, gain, shutter, lpfr);\n\n\tret = imx412_write_reg(imx412, IMX412_REG_HOLD, 1, 1);\n\tif (ret)\n\t\treturn ret;\n\n\tret = imx412_write_reg(imx412, IMX412_REG_LPFR, 2, lpfr);\n\tif (ret)\n\t\tgoto error_release_group_hold;\n\n\tret = imx412_write_reg(imx412, IMX412_REG_EXPOSURE_CIT, 2, shutter);\n\tif (ret)\n\t\tgoto error_release_group_hold;\n\n\tret = imx412_write_reg(imx412, IMX412_REG_AGAIN, 2, gain);\n\nerror_release_group_hold:\n\timx412_write_reg(imx412, IMX412_REG_HOLD, 1, 0);\n\n\treturn ret;\n}\n\n \nstatic int imx412_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct imx412 *imx412 =\n\t\tcontainer_of(ctrl->handler, struct imx412, ctrl_handler);\n\tu32 analog_gain;\n\tu32 exposure;\n\tint ret;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\timx412->vblank = imx412->vblank_ctrl->val;\n\n\t\tdev_dbg(imx412->dev, \"Received vblank %u, new lpfr %u\",\n\t\t\timx412->vblank,\n\t\t\timx412->vblank + imx412->cur_mode->height);\n\n\t\tret = __v4l2_ctrl_modify_range(imx412->exp_ctrl,\n\t\t\t\t\t       IMX412_EXPOSURE_MIN,\n\t\t\t\t\t       imx412->vblank +\n\t\t\t\t\t       imx412->cur_mode->height -\n\t\t\t\t\t       IMX412_EXPOSURE_OFFSET,\n\t\t\t\t\t       1, IMX412_EXPOSURE_DEFAULT);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\t \n\t\tif (!pm_runtime_get_if_in_use(imx412->dev))\n\t\t\treturn 0;\n\n\t\texposure = ctrl->val;\n\t\tanalog_gain = imx412->again_ctrl->val;\n\n\t\tdev_dbg(imx412->dev, \"Received exp %u, analog gain %u\",\n\t\t\texposure, analog_gain);\n\n\t\tret = imx412_update_exp_gain(imx412, exposure, analog_gain);\n\n\t\tpm_runtime_put(imx412->dev);\n\n\t\tbreak;\n\tdefault:\n\t\tdev_err(imx412->dev, \"Invalid control %d\", ctrl->id);\n\t\tret = -EINVAL;\n\t}\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_ctrl_ops imx412_ctrl_ops = {\n\t.s_ctrl = imx412_set_ctrl,\n};\n\n \nstatic int imx412_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = supported_mode.code;\n\n\treturn 0;\n}\n\n \nstatic int imx412_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fsize)\n{\n\tif (fsize->index > 0)\n\t\treturn -EINVAL;\n\n\tif (fsize->code != supported_mode.code)\n\t\treturn -EINVAL;\n\n\tfsize->min_width = supported_mode.width;\n\tfsize->max_width = fsize->min_width;\n\tfsize->min_height = supported_mode.height;\n\tfsize->max_height = fsize->min_height;\n\n\treturn 0;\n}\n\n \nstatic void imx412_fill_pad_format(struct imx412 *imx412,\n\t\t\t\t   const struct imx412_mode *mode,\n\t\t\t\t   struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = mode->code;\n\tfmt->format.field = V4L2_FIELD_NONE;\n\tfmt->format.colorspace = V4L2_COLORSPACE_RAW;\n\tfmt->format.ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT;\n\tfmt->format.quantization = V4L2_QUANTIZATION_DEFAULT;\n\tfmt->format.xfer_func = V4L2_XFER_FUNC_NONE;\n}\n\n \nstatic int imx412_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx412 *imx412 = to_imx412(sd);\n\n\tmutex_lock(&imx412->mutex);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\timx412_fill_pad_format(imx412, imx412->cur_mode, fmt);\n\t}\n\n\tmutex_unlock(&imx412->mutex);\n\n\treturn 0;\n}\n\n \nstatic int imx412_set_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx412 *imx412 = to_imx412(sd);\n\tconst struct imx412_mode *mode;\n\tint ret = 0;\n\n\tmutex_lock(&imx412->mutex);\n\n\tmode = &supported_mode;\n\timx412_fill_pad_format(imx412, mode, fmt);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\tret = imx412_update_controls(imx412, mode);\n\t\tif (!ret)\n\t\t\timx412->cur_mode = mode;\n\t}\n\n\tmutex_unlock(&imx412->mutex);\n\n\treturn ret;\n}\n\n \nstatic int imx412_init_pad_cfg(struct v4l2_subdev *sd,\n\t\t\t       struct v4l2_subdev_state *sd_state)\n{\n\tstruct imx412 *imx412 = to_imx412(sd);\n\tstruct v4l2_subdev_format fmt = { 0 };\n\n\tfmt.which = sd_state ? V4L2_SUBDEV_FORMAT_TRY : V4L2_SUBDEV_FORMAT_ACTIVE;\n\timx412_fill_pad_format(imx412, &supported_mode, &fmt);\n\n\treturn imx412_set_pad_format(sd, sd_state, &fmt);\n}\n\n \nstatic int imx412_start_streaming(struct imx412 *imx412)\n{\n\tconst struct imx412_reg_list *reg_list;\n\tint ret;\n\n\t \n\treg_list = &imx412->cur_mode->reg_list;\n\tret = imx412_write_regs(imx412, reg_list->regs,\n\t\t\t\treg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"fail to write initial registers\");\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(imx412->sd.ctrl_handler);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"fail to setup handler\");\n\t\treturn ret;\n\t}\n\n\t \n\tusleep_range(7400, 8000);\n\n\t \n\tret = imx412_write_reg(imx412, IMX412_REG_MODE_SELECT,\n\t\t\t       1, IMX412_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"fail to start streaming\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx412_stop_streaming(struct imx412 *imx412)\n{\n\treturn imx412_write_reg(imx412, IMX412_REG_MODE_SELECT,\n\t\t\t\t1, IMX412_MODE_STANDBY);\n}\n\n \nstatic int imx412_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct imx412 *imx412 = to_imx412(sd);\n\tint ret;\n\n\tmutex_lock(&imx412->mutex);\n\n\tif (imx412->streaming == enable) {\n\t\tmutex_unlock(&imx412->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(imx412->dev);\n\t\tif (ret)\n\t\t\tgoto error_unlock;\n\n\t\tret = imx412_start_streaming(imx412);\n\t\tif (ret)\n\t\t\tgoto error_power_off;\n\t} else {\n\t\timx412_stop_streaming(imx412);\n\t\tpm_runtime_put(imx412->dev);\n\t}\n\n\timx412->streaming = enable;\n\n\tmutex_unlock(&imx412->mutex);\n\n\treturn 0;\n\nerror_power_off:\n\tpm_runtime_put(imx412->dev);\nerror_unlock:\n\tmutex_unlock(&imx412->mutex);\n\n\treturn ret;\n}\n\n \nstatic int imx412_detect(struct imx412 *imx412)\n{\n\tint ret;\n\tu32 val;\n\n\tret = imx412_read_reg(imx412, IMX412_REG_ID, 2, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != IMX412_ID) {\n\t\tdev_err(imx412->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tIMX412_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx412_parse_hw_config(struct imx412 *imx412)\n{\n\tstruct fwnode_handle *fwnode = dev_fwnode(imx412->dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tunsigned long rate;\n\tunsigned int i;\n\tint ret;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\t \n\timx412->reset_gpio = devm_gpiod_get_optional(imx412->dev, \"reset\",\n\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\tif (IS_ERR(imx412->reset_gpio)) {\n\t\tdev_err(imx412->dev, \"failed to get reset gpio %ld\",\n\t\t\tPTR_ERR(imx412->reset_gpio));\n\t\treturn PTR_ERR(imx412->reset_gpio);\n\t}\n\n\t \n\timx412->inclk = devm_clk_get(imx412->dev, NULL);\n\tif (IS_ERR(imx412->inclk)) {\n\t\tdev_err(imx412->dev, \"could not get inclk\");\n\t\treturn PTR_ERR(imx412->inclk);\n\t}\n\n\trate = clk_get_rate(imx412->inclk);\n\tif (rate != IMX412_INCLK_RATE) {\n\t\tdev_err(imx412->dev, \"inclk frequency mismatch\");\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(imx412_supply_names); i++)\n\t\timx412->supplies[i].supply = imx412_supply_names[i];\n\n\tret = devm_regulator_bulk_get(imx412->dev,\n\t\t\t\t      ARRAY_SIZE(imx412_supply_names),\n\t\t\t\t      imx412->supplies);\n\tif (ret)\n\t\treturn ret;\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != IMX412_NUM_DATA_LANES) {\n\t\tdev_err(imx412->dev,\n\t\t\t\"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(imx412->dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tfor (i = 0; i < bus_cfg.nr_of_link_frequencies; i++)\n\t\tif (bus_cfg.link_frequencies[i] == IMX412_LINK_FREQ)\n\t\t\tgoto done_endpoint_free;\n\n\tret = -EINVAL;\n\ndone_endpoint_free:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_subdev_video_ops imx412_video_ops = {\n\t.s_stream = imx412_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops imx412_pad_ops = {\n\t.init_cfg = imx412_init_pad_cfg,\n\t.enum_mbus_code = imx412_enum_mbus_code,\n\t.enum_frame_size = imx412_enum_frame_size,\n\t.get_fmt = imx412_get_pad_format,\n\t.set_fmt = imx412_set_pad_format,\n};\n\nstatic const struct v4l2_subdev_ops imx412_subdev_ops = {\n\t.video = &imx412_video_ops,\n\t.pad = &imx412_pad_ops,\n};\n\n \nstatic int imx412_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx412 *imx412 = to_imx412(sd);\n\tint ret;\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(imx412_supply_names),\n\t\t\t\t    imx412->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to enable regulators\\n\");\n\t\treturn ret;\n\t}\n\n\tgpiod_set_value_cansleep(imx412->reset_gpio, 0);\n\n\tret = clk_prepare_enable(imx412->inclk);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"fail to enable inclk\");\n\t\tgoto error_reset;\n\t}\n\n\tusleep_range(1000, 1200);\n\n\treturn 0;\n\nerror_reset:\n\tgpiod_set_value_cansleep(imx412->reset_gpio, 1);\n\tregulator_bulk_disable(ARRAY_SIZE(imx412_supply_names),\n\t\t\t       imx412->supplies);\n\n\treturn ret;\n}\n\n \nstatic int imx412_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx412 *imx412 = to_imx412(sd);\n\n\tclk_disable_unprepare(imx412->inclk);\n\n\tgpiod_set_value_cansleep(imx412->reset_gpio, 1);\n\n\tregulator_bulk_disable(ARRAY_SIZE(imx412_supply_names),\n\t\t\t       imx412->supplies);\n\n\treturn 0;\n}\n\n \nstatic int imx412_init_controls(struct imx412 *imx412)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr = &imx412->ctrl_handler;\n\tconst struct imx412_mode *mode = imx412->cur_mode;\n\tu32 lpfr;\n\tint ret;\n\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 6);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tctrl_hdlr->lock = &imx412->mutex;\n\n\t \n\tlpfr = mode->vblank + mode->height;\n\timx412->exp_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t     &imx412_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     IMX412_EXPOSURE_MIN,\n\t\t\t\t\t     lpfr - IMX412_EXPOSURE_OFFSET,\n\t\t\t\t\t     IMX412_EXPOSURE_STEP,\n\t\t\t\t\t     IMX412_EXPOSURE_DEFAULT);\n\n\timx412->again_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t       &imx412_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_ANALOGUE_GAIN,\n\t\t\t\t\t       IMX412_AGAIN_MIN,\n\t\t\t\t\t       IMX412_AGAIN_MAX,\n\t\t\t\t\t       IMX412_AGAIN_STEP,\n\t\t\t\t\t       IMX412_AGAIN_DEFAULT);\n\n\tv4l2_ctrl_cluster(2, &imx412->exp_ctrl);\n\n\timx412->vblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&imx412_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_VBLANK,\n\t\t\t\t\t\tmode->vblank_min,\n\t\t\t\t\t\tmode->vblank_max,\n\t\t\t\t\t\t1, mode->vblank);\n\n\t \n\timx412->pclk_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t      &imx412_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_PIXEL_RATE,\n\t\t\t\t\t      mode->pclk, mode->pclk,\n\t\t\t\t\t      1, mode->pclk);\n\n\timx412->link_freq_ctrl = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t\t&imx412_ctrl_ops,\n\t\t\t\t\t\t\tV4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t\tARRAY_SIZE(link_freq) -\n\t\t\t\t\t\t\t1,\n\t\t\t\t\t\t\tmode->link_freq_idx,\n\t\t\t\t\t\t\tlink_freq);\n\tif (imx412->link_freq_ctrl)\n\t\timx412->link_freq_ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\timx412->hblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&imx412_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_HBLANK,\n\t\t\t\t\t\tIMX412_REG_MIN,\n\t\t\t\t\t\tIMX412_REG_MAX,\n\t\t\t\t\t\t1, mode->hblank);\n\tif (imx412->hblank_ctrl)\n\t\timx412->hblank_ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tif (ctrl_hdlr->error) {\n\t\tdev_err(imx412->dev, \"control init failed: %d\",\n\t\t\tctrl_hdlr->error);\n\t\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\t\treturn ctrl_hdlr->error;\n\t}\n\n\timx412->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\n \nstatic int imx412_probe(struct i2c_client *client)\n{\n\tstruct imx412 *imx412;\n\tconst char *name;\n\tint ret;\n\n\timx412 = devm_kzalloc(&client->dev, sizeof(*imx412), GFP_KERNEL);\n\tif (!imx412)\n\t\treturn -ENOMEM;\n\n\timx412->dev = &client->dev;\n\tname = device_get_match_data(&client->dev);\n\tif (!name)\n\t\treturn -ENODEV;\n\n\t \n\tv4l2_i2c_subdev_init(&imx412->sd, client, &imx412_subdev_ops);\n\n\tret = imx412_parse_hw_config(imx412);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"HW configuration is not supported\");\n\t\treturn ret;\n\t}\n\n\tmutex_init(&imx412->mutex);\n\n\tret = imx412_power_on(imx412->dev);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"failed to power-on the sensor\");\n\t\tgoto error_mutex_destroy;\n\t}\n\n\t \n\tret = imx412_detect(imx412);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"failed to find sensor: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\timx412->cur_mode = &supported_mode;\n\timx412->vblank = imx412->cur_mode->vblank;\n\n\tret = imx412_init_controls(imx412);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"failed to init controls: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\timx412->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\timx412->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\tv4l2_i2c_subdev_set_name(&imx412->sd, client, name, NULL);\n\n\t \n\timx412->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&imx412->sd.entity, 1, &imx412->pad);\n\tif (ret) {\n\t\tdev_err(imx412->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&imx412->sd);\n\tif (ret < 0) {\n\t\tdev_err(imx412->dev,\n\t\t\t\"failed to register async subdev: %d\", ret);\n\t\tgoto error_media_entity;\n\t}\n\n\tpm_runtime_set_active(imx412->dev);\n\tpm_runtime_enable(imx412->dev);\n\tpm_runtime_idle(imx412->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&imx412->sd.entity);\nerror_handler_free:\n\tv4l2_ctrl_handler_free(imx412->sd.ctrl_handler);\nerror_power_off:\n\timx412_power_off(imx412->dev);\nerror_mutex_destroy:\n\tmutex_destroy(&imx412->mutex);\n\n\treturn ret;\n}\n\n \nstatic void imx412_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct imx412 *imx412 = to_imx412(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\n\tpm_runtime_disable(&client->dev);\n\tif (!pm_runtime_status_suspended(&client->dev))\n\t\timx412_power_off(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n\n\tmutex_destroy(&imx412->mutex);\n}\n\nstatic const struct dev_pm_ops imx412_pm_ops = {\n\tSET_RUNTIME_PM_OPS(imx412_power_off, imx412_power_on, NULL)\n};\n\nstatic const struct of_device_id imx412_of_match[] = {\n\t{ .compatible = \"sony,imx412\", .data = \"imx412\" },\n\t{ .compatible = \"sony,imx577\", .data = \"imx577\" },\n\t{ }\n};\n\nMODULE_DEVICE_TABLE(of, imx412_of_match);\n\nstatic struct i2c_driver imx412_driver = {\n\t.probe = imx412_probe,\n\t.remove = imx412_remove,\n\t.driver = {\n\t\t.name = \"imx412\",\n\t\t.pm = &imx412_pm_ops,\n\t\t.of_match_table = imx412_of_match,\n\t},\n};\n\nmodule_i2c_driver(imx412_driver);\n\nMODULE_DESCRIPTION(\"Sony imx412 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}