<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Tue May 30 16:38:46 PDT 2017</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2017WW22</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr20</sip_relver>
  <sip_relname>ALL_2017WW22_R1p0_PICr20</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1405774232"> 1405774232:</a> "Dynamo failing with one multicast group in LTE (expecting more than one)"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1405654761"> 1405654761:</a> "FWD (PCR) All delivered IP should use CTECH 2.0"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1404437435"> 1404437435:</a> "FWD (PCR) SBR - Zircon:UPF:Low Power: Design Hierarchy repartition"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1208256901"> 1208256901:</a> "FWD (PCR) SAI Tunneling:Add SrcID check to SBR ingress port"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/220127369"> 220127369:</a> "FWD TGL clock gating enhancement - sideband router dfx accumulator should qualfiy EN_RST_MSFF of data_f[31:0] with feature enable, to save the dynamic power when feature is not enabled"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1504483052">1504483052:</a> "FWD [ICPH][SBR] IP backend val - Spyglassdft fail"</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1405821676">1405821676:</a> "FWD (PCR) Request to recode RTL to work around Xprop/VCSMX tool limitation (originally filed by the misleading title Potential fatal initialization issue due to VCSMX bug)"</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/1405681163">1405681163:</a> "FWD (PCR) IOSF Fabric Compiler - visa mux to have a step down capability of 2"</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1504417858">1504417858:</a> "FWD [ICPN] [SBR PICr17] IP visa insertion error - sbr*_sbr_generic_lib is not in ace scope"</dd>
<dd>10.	<a href="https://hsdes.intel.com/appstore/article/#/1405777698">1405777698:</a> "FWD (PCR) SBR - Modify RTL for TGL IP to Support for RP Flow in Backend for FIFO/Memory Structures"</dd>
<dd>11.	<a href="https://hsdes.intel.com/appstore/article/#/1209549625">1209549625:</a> "FWD (PCR) SBR Debug Enhancements:Debug TAP Registers"</dd>
<dd>12.	<a href="https://hsdes.intel.com/appstore/article/#/1504470133">1504470133:</a> "FWD DFx verif :sbr*_tap.rdl version incompatibality with DFx ctt tool."</dd>
<dd>13.	<a href="https://hsdes.intel.com/resource/1405928000">1405928000:</a> "[1713] FEV fails for non-PGCB SBR configs"</dd>
<dd>14.	<a href="https://hsdes.intel.com/resource/1405914017">1405914017:</a> "LKF1B (1222): Evaluate TSA 1.05.02 on RTL0p8 SIPs"</dd>
   </dl> 
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
            <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2017WW21" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.echo.intel.com/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=all&Ver_id=all&App_id=all&showlatest=0">Zircon Scores</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
