$date
	Thu May 15 00:41:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_comparator $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module cmp $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ! A_lt_B $end
$var wire 1 " A_gt_B $end
$var wire 1 # A_eq_B $end
$var parameter 32 ( N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
$end
#0
$dumpvars
b1 '
b11 &
b1 %
b11 $
0#
1"
0!
$end
#10
0"
1!
b1010 %
b1010 '
b1000 $
b1000 &
#20
b1111 %
b1111 '
b101 $
b101 &
#30
