Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 14 11:42:40 2019
| Host         : Bidlack running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     58.238        0.000                      0                 2957        0.033        0.000                      0                 2957       41.160        0.000                       0                  1288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        58.238        0.000                      0                 2957        0.033        0.000                      0                 2957       41.160        0.000                       0                  1288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       58.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.238ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.006ns  (logic 5.108ns (20.427%)  route 19.898ns (79.573%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 f  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.687    29.782    mla/out_reg[0]_24[0]
    SLICE_X26Y98         LUT5 (Prop_lut5_I4_O)        0.313    30.095 r  mla/out[0]_i_1__10/O
                         net (fo=1, routed)           0.000    30.095    TSLA_weight/out_reg[0]_0
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[0]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X26Y98         FDRE (Setup_fdre_C_D)        0.077    88.333    TSLA_weight/out_reg[0]
  -------------------------------------------------------------------
                         required time                         88.333    
                         arrival time                         -30.095    
  -------------------------------------------------------------------
                         slack                                 58.238    

Slack (MET) :             58.252ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.996ns  (logic 5.108ns (20.435%)  route 19.888ns (79.565%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 r  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.677    29.772    mla/out_reg[0]_24[0]
    SLICE_X26Y98         LUT5 (Prop_lut5_I4_O)        0.313    30.085 r  mla/out[1]_i_1__10/O
                         net (fo=1, routed)           0.000    30.085    TSLA_weight/out_reg[1]_0
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[1]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X26Y98         FDRE (Setup_fdre_C_D)        0.081    88.337    TSLA_weight/out_reg[1]
  -------------------------------------------------------------------
                         required time                         88.337    
                         arrival time                         -30.085    
  -------------------------------------------------------------------
                         slack                                 58.252    

Slack (MET) :             58.373ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.824ns  (logic 5.108ns (20.576%)  route 19.716ns (79.424%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 f  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.506    29.600    mla/out_reg[0]_24[0]
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.313    29.913 r  mla/out[36]_i_1__10/O
                         net (fo=1, routed)           0.000    29.913    TSLA_weight/out_reg[36]_0
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[36]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031    88.287    TSLA_weight/out_reg[36]
  -------------------------------------------------------------------
                         required time                         88.287    
                         arrival time                         -29.913    
  -------------------------------------------------------------------
                         slack                                 58.373    

Slack (MET) :             58.612ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.586ns  (logic 5.108ns (20.776%)  route 19.478ns (79.224%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 r  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.268    29.362    mla/out_reg[0]_24[0]
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.313    29.675 r  mla/out[37]_i_1__10/O
                         net (fo=1, routed)           0.000    29.675    TSLA_weight/out_reg[37]_0
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[37]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.032    88.288    TSLA_weight/out_reg[37]
  -------------------------------------------------------------------
                         required time                         88.288    
                         arrival time                         -29.675    
  -------------------------------------------------------------------
                         slack                                 58.612    

Slack (MET) :             58.634ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.612ns  (logic 5.108ns (20.754%)  route 19.504ns (79.246%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 f  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.293    29.388    mla/out_reg[0]_24[0]
    SLICE_X26Y98         LUT5 (Prop_lut5_I4_O)        0.313    29.701 r  mla/out[4]_i_1__10/O
                         net (fo=1, routed)           0.000    29.701    TSLA_weight/out_reg[4]_0
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  TSLA_weight/out_reg[4]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X26Y98         FDRE (Setup_fdre_C_D)        0.079    88.335    TSLA_weight/out_reg[4]
  -------------------------------------------------------------------
                         required time                         88.335    
                         arrival time                         -29.701    
  -------------------------------------------------------------------
                         slack                                 58.634    

Slack (MET) :             58.724ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.506ns  (logic 5.108ns (20.844%)  route 19.398ns (79.156%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 88.098 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 f  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.187    29.282    mla/out_reg[0]_24[0]
    SLICE_X22Y80         LUT5 (Prop_lut5_I4_O)        0.313    29.595 r  mla/out[28]_i_1__10/O
                         net (fo=1, routed)           0.000    29.595    TSLA_weight/out_reg[28]_0
    SLICE_X22Y80         FDRE                                         r  TSLA_weight/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.421    88.098    TSLA_weight/clk_IBUF_BUFG
    SLICE_X22Y80         FDRE                                         r  TSLA_weight/out_reg[28]/C
                         clock pessimism              0.179    88.277    
                         clock uncertainty           -0.035    88.242    
    SLICE_X22Y80         FDRE (Setup_fdre_C_D)        0.077    88.319    TSLA_weight/out_reg[28]
  -------------------------------------------------------------------
                         required time                         88.319    
                         arrival time                         -29.595    
  -------------------------------------------------------------------
                         slack                                 58.724    

Slack (MET) :             58.760ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.438ns  (logic 5.108ns (20.902%)  route 19.330ns (79.098%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 r  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.119    29.214    mla/out_reg[0]_24[0]
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.313    29.527 r  mla/out[33]_i_1__10/O
                         net (fo=1, routed)           0.000    29.527    TSLA_weight/out_reg[33]_0
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[33]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.031    88.287    TSLA_weight/out_reg[33]
  -------------------------------------------------------------------
                         required time                         88.287    
                         arrival time                         -29.527    
  -------------------------------------------------------------------
                         slack                                 58.760    

Slack (MET) :             58.762ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.434ns  (logic 5.108ns (20.906%)  route 19.326ns (79.094%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 88.112 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 f  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.115    29.210    mla/out_reg[0]_24[0]
    SLICE_X29Y98         LUT5 (Prop_lut5_I4_O)        0.313    29.523 r  mla/out[32]_i_1__10/O
                         net (fo=1, routed)           0.000    29.523    TSLA_weight/out_reg[32]_0
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.435    88.112    TSLA_weight/clk_IBUF_BUFG
    SLICE_X29Y98         FDRE                                         r  TSLA_weight/out_reg[32]/C
                         clock pessimism              0.179    88.291    
                         clock uncertainty           -0.035    88.256    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.029    88.285    TSLA_weight/out_reg[32]
  -------------------------------------------------------------------
                         required time                         88.285    
                         arrival time                         -29.523    
  -------------------------------------------------------------------
                         slack                                 58.762    

Slack (MET) :             58.919ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.322ns  (logic 5.108ns (21.002%)  route 19.214ns (78.998%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 r  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          3.003    29.098    mla/out_reg[0]_24[0]
    SLICE_X22Y96         LUT5 (Prop_lut5_I4_O)        0.313    29.411 r  mla/out[5]_i_1__10/O
                         net (fo=1, routed)           0.000    29.411    TSLA_weight/out_reg[5]_0
    SLICE_X22Y96         FDRE                                         r  TSLA_weight/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.432    88.109    TSLA_weight/clk_IBUF_BUFG
    SLICE_X22Y96         FDRE                                         r  TSLA_weight/out_reg[5]/C
                         clock pessimism              0.179    88.288    
                         clock uncertainty           -0.035    88.253    
    SLICE_X22Y96         FDRE (Setup_fdre_C_D)        0.077    88.330    TSLA_weight/out_reg[5]
  -------------------------------------------------------------------
                         required time                         88.330    
                         arrival time                         -29.411    
  -------------------------------------------------------------------
                         slack                                 58.919    

Slack (MET) :             59.099ns  (required time - arrival time)
  Source:                 mla/out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            TSLA_weight/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.085ns  (logic 5.108ns (21.208%)  route 18.977ns (78.792%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 88.098 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.562     5.089    mla/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  mla/out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  mla/out_reg[35]/Q
                         net (fo=209, routed)         8.883    14.490    TSLA_weight/data_for_stock[12]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.150    14.640 r  TSLA_weight/out3__30_carry_i_8/O
                         net (fo=1, routed)           0.300    14.940    TSLA_weight/out3__30_carry_i_8_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.332    15.272 r  TSLA_weight/out3__30_carry_i_4/O
                         net (fo=1, routed)           0.000    15.272    TSLA_weight/out3__30_carry_i_4_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.673 r  TSLA_weight/out3__30_carry/CO[3]
                         net (fo=1, routed)           0.000    15.673    TSLA_weight/out3__30_carry_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.912 r  TSLA_weight/out3__30_carry__0/O[2]
                         net (fo=4, routed)           0.685    16.597    TSLA_weight/out3__30_carry__0_n_5
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.302    16.899 f  TSLA_weight/out3__60_carry__0_i_10/O
                         net (fo=2, routed)           1.164    18.063    TSLA_weight/out3__60_carry__0_i_10_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    18.187 r  TSLA_weight/out3__60_carry__0_i_1/O
                         net (fo=1, routed)           0.472    18.659    TSLA_weight/out3__60_carry__0_i_1_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.055 r  TSLA_weight/out3__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.055    TSLA_weight/out3__60_carry__0_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.274 r  TSLA_weight/out3__60_carry__1/O[0]
                         net (fo=3, routed)           0.822    20.096    TSLA_weight/out3__60_carry__1_n_7
    SLICE_X31Y79         LUT4 (Prop_lut4_I3_O)        0.295    20.391 r  TSLA_weight/i___0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.391    TSLA_weight/i___0_carry__1_i_5_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.792 r  TSLA_weight/_inferred__7/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.792    TSLA_weight/_inferred__7/i___0_carry__1_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.031 r  TSLA_weight/_inferred__7/i___0_carry__2/O[2]
                         net (fo=4, routed)           2.406    23.437    TSLA_weight/_inferred__7/i___0_carry__2_n_5
    SLICE_X37Y42         LUT4 (Prop_lut4_I1_O)        0.302    23.739 r  TSLA_weight/i___51_carry__2_i_10/O
                         net (fo=2, routed)           0.665    24.404    TSLA_weight/i___51_carry__2_i_10_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.528 r  TSLA_weight/i___51_carry__2_i_1/O
                         net (fo=2, routed)           0.814    25.342    TSLA_weight/i___51_carry__2_i_1_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.466 r  TSLA_weight/i___51_carry__2_i_5/O
                         net (fo=1, routed)           0.000    25.466    TSLA_weight/i___51_carry__2_i_5_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.867 r  TSLA_weight/_inferred__7/i___51_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.867    TSLA_weight/_inferred__7/i___51_carry__2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.095 r  TSLA_weight/_inferred__7/i___51_carry__3/CO[2]
                         net (fo=20, routed)          2.767    28.861    mla/out_reg[0]_24[0]
    SLICE_X23Y80         LUT5 (Prop_lut5_I4_O)        0.313    29.174 r  mla/out[21]_i_1__10/O
                         net (fo=1, routed)           0.000    29.174    TSLA_weight/out_reg[21]_0
    SLICE_X23Y80         FDRE                                         r  TSLA_weight/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        1.421    88.098    TSLA_weight/clk_IBUF_BUFG
    SLICE_X23Y80         FDRE                                         r  TSLA_weight/out_reg[21]/C
                         clock pessimism              0.179    88.277    
                         clock uncertainty           -0.035    88.242    
    SLICE_X23Y80         FDRE (Setup_fdre_C_D)        0.031    88.273    TSLA_weight/out_reg[21]
  -------------------------------------------------------------------
                         required time                         88.273    
                         arrival time                         -29.174    
  -------------------------------------------------------------------
                         slack                                 59.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 TSLA_weight/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            MUX/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.383%)  route 0.233ns (55.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.551     1.441    TSLA_weight/clk_IBUF_BUFG
    SLICE_X21Y81         FDRE                                         r  TSLA_weight/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  TSLA_weight/out_reg[10]/Q
                         net (fo=2, routed)           0.233     1.815    mla/data_from_TSLA[10]
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.860 r  mla/out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.860    MUX/out_reg[39]_0[10]
    SLICE_X14Y82         FDRE                                         r  MUX/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.821     1.956    MUX/clk_IBUF_BUFG
    SLICE_X14Y82         FDRE                                         r  MUX/out_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X14Y82         FDRE (Hold_fdre_C_D)         0.120     1.827    MUX/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.555%)  route 0.184ns (55.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.562     1.452    convert_to/clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.148     1.600 r  convert_to/data_to_send_reg[6]/Q
                         net (fo=1, routed)           0.184     1.784    serializer/data[5]
    SLICE_X16Y98         FDRE                                         r  serializer/data_to_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.827     1.962    serializer/clk_IBUF_BUFG
    SLICE_X16Y98         FDRE                                         r  serializer/data_to_send_reg[6]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.018     1.731    serializer/data_to_send_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.309%)  route 0.186ns (55.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.562     1.452    convert_to/clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  convert_to/data_to_send_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.148     1.600 r  convert_to/data_to_send_reg[22]/Q
                         net (fo=1, routed)           0.186     1.786    serializer/data[17]
    SLICE_X16Y98         FDRE                                         r  serializer/data_to_send_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.827     1.962    serializer/clk_IBUF_BUFG
    SLICE_X16Y98         FDRE                                         r  serializer/data_to_send_reg[22]/C
                         clock pessimism             -0.249     1.713    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.018     1.731    serializer/data_to_send_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MUX/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.187ns (40.163%)  route 0.279ns (59.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    MUX/clk_IBUF_BUFG
    SLICE_X16Y97         FDRE                                         r  MUX/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MUX/out_reg[4]/Q
                         net (fo=3, routed)           0.279     1.869    MUX/output_to_hex_to_ascii[4]
    SLICE_X14Y97         LUT5 (Prop_lut5_I1_O)        0.046     1.915 r  MUX/data_to_send[2]_i_1/O
                         net (fo=1, routed)           0.000     1.915    convert_to/D[2]
    SLICE_X14Y97         FDRE                                         r  convert_to/data_to_send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  convert_to/data_to_send_reg[2]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.131     1.847    convert_to/data_to_send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 convert_to/data_to_send_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            serializer/data_to_send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.811%)  route 0.220ns (63.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    convert_to/clk_IBUF_BUFG
    SLICE_X17Y98         FDRE                                         r  convert_to/data_to_send_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  convert_to/data_to_send_reg[4]/Q
                         net (fo=1, routed)           0.220     1.797    serializer/data[4]
    SLICE_X14Y99         FDRE                                         r  serializer/data_to_send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    serializer/clk_IBUF_BUFG
    SLICE_X14Y99         FDRE                                         r  serializer/data_to_send_reg[4]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.006     1.722    serializer/data_to_send_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MUX/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.034%)  route 0.279ns (59.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    MUX/clk_IBUF_BUFG
    SLICE_X16Y97         FDRE                                         r  MUX/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MUX/out_reg[4]/Q
                         net (fo=3, routed)           0.279     1.869    MUX/output_to_hex_to_ascii[4]
    SLICE_X14Y97         LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  MUX/data_to_send[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    convert_to/D[0]
    SLICE_X14Y97         FDRE                                         r  convert_to/data_to_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X14Y97         FDRE                                         r  convert_to/data_to_send_reg[0]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y97         FDRE (Hold_fdre_C_D)         0.120     1.836    convert_to/data_to_send_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MUX/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.188ns (39.333%)  route 0.290ns (60.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    MUX/clk_IBUF_BUFG
    SLICE_X16Y97         FDRE                                         r  MUX/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MUX/out_reg[1]/Q
                         net (fo=6, routed)           0.290     1.880    MUX/output_to_hex_to_ascii[1]
    SLICE_X14Y98         LUT5 (Prop_lut5_I2_O)        0.047     1.927 r  MUX/data_to_send[8]_i_1/O
                         net (fo=1, routed)           0.000     1.927    convert_to/D[6]
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[8]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.131     1.847    convert_to/data_to_send_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MUX/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.187ns (39.123%)  route 0.291ns (60.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    MUX/clk_IBUF_BUFG
    SLICE_X16Y97         FDRE                                         r  MUX/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MUX/out_reg[1]/Q
                         net (fo=6, routed)           0.291     1.881    MUX/output_to_hex_to_ascii[1]
    SLICE_X14Y98         LUT5 (Prop_lut5_I4_O)        0.046     1.927 r  MUX/data_to_send[9]_i_1/O
                         net (fo=1, routed)           0.000     1.927    convert_to/D[7]
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[9]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.131     1.847    convert_to/data_to_send_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 JPM_weight/stock_weight_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            JPM_weight/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.063%)  route 0.256ns (57.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.566     1.456    JPM_weight/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  JPM_weight/stock_weight_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  JPM_weight/stock_weight_reg[16]/Q
                         net (fo=22, routed)          0.256     1.853    mla/out_reg[39]_16[16]
    SLICE_X31Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.898 r  mla/out[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.898    JPM_weight/out_reg[16]_0
    SLICE_X31Y50         FDRE                                         r  JPM_weight/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.832     1.966    JPM_weight/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  JPM_weight/out_reg[16]/C
                         clock pessimism             -0.244     1.722    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     1.813    JPM_weight/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MUX/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            convert_to/data_to_send_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.078%)  route 0.290ns (60.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.559     1.449    MUX/clk_IBUF_BUFG
    SLICE_X16Y97         FDRE                                         r  MUX/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y97         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  MUX/out_reg[1]/Q
                         net (fo=6, routed)           0.290     1.880    MUX/output_to_hex_to_ascii[1]
    SLICE_X14Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.925 r  MUX/data_to_send[14]_i_1/O
                         net (fo=1, routed)           0.000     1.925    convert_to/D[11]
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1287, routed)        0.830     1.965    convert_to/clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  convert_to/data_to_send_reg[14]/C
                         clock pessimism             -0.249     1.716    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.121     1.837    convert_to/data_to_send_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X20Y47   JPM_weight/out_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X25Y47   JPM_weight/out_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X26Y46   mla/out_reg[23]_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X27Y37   mla/out_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y45   mla/out_reg[24]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X25Y40   mla/out_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X30Y47   mla/out_reg[25]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X25Y40   mla/out_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X31Y55   mla/out_reg[26]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X26Y46   mla/out_reg[23]_rep__0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X31Y42   mla/out_reg[28]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X31Y42   mla/out_reg[29]_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X13Y80   AMZN_weight/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y92   XOM_weight/stock_weight_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y57   XOM_weight/stock_weight_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X17Y57   XOM_weight/stock_weight_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X21Y39   mla/out_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X21Y39   mla/out_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X21Y39   mla/out_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X20Y47   JPM_weight/out_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X20Y47   JPM_weight/out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X25Y47   JPM_weight/out_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X26Y46   mla/out_reg[23]_rep__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X27Y37   mla/out_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y45   mla/out_reg[24]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X25Y40   mla/out_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X30Y47   mla/out_reg[25]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X25Y40   mla/out_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X31Y55   mla/out_reg[26]_rep/C



