INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:17:35 CDT 2020
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command     ap_part_info done; 0.98 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 1.15 sec.
Execute   create_clock -period 5 -name default 
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.49 sec.
Command ap_source done; error code: 1; 3.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:19:50 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.92 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.32 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.64 sec.
Command ap_source done; error code: 1; 3.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:20:26 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.93 sec.
Command ap_source done; error code: 1; 5.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:30:24 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.65 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:31:56 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.7 sec.
Command ap_source done; error code: 1; 3.17 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:32:42 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.66 sec.
Command ap_source done; error code: 1; 3.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:35:03 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.8 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:38:08 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.86 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.02 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.14 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.85 sec.
Command ap_source done; error code: 1; 5.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 22:39:09 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.32 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.81 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.48 sec.
Command ap_source done; error code: 1; 9.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:18:28 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.14 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.65 sec.
Command ap_source done; error code: 1; 7.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:21:49 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.12 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.78 sec.
Command ap_source done; error code: 1; 7.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:22:46 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.67 sec.
Command ap_source done; error code: 1; 7.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:26:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.24 sec.
Command     ap_source done; 0.24 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.53 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.74 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 2.08 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.43 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.98 sec.
Command ap_source done; error code: 1; 8.27 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:27:11 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.29 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.74 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.36 sec.
Command ap_source done; error code: 1; 7.84 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:28:44 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.75 sec.
Command ap_source done; error code: 1; 7.2 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:31:53 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.65 sec.
Command ap_source done; error code: 1; 9.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:37:54 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.03 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.12 sec.
Command ap_source done; error code: 1; 4.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:45:19 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.66 sec.
Command ap_source done; error code: 1; 7.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:48:56 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.08 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.07 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.73 sec.
Command ap_source done; error code: 1; 9.19 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:50:41 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.03 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.23 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.38 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.43 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.84 sec.
Command ap_source done; error code: 1; 9.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:52:53 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.24 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.45 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.12 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.59 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.98 sec.
Command ap_source done; error code: 1; 9.64 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:54:26 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.08 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.84 sec.
Command ap_source done; error code: 1; 9.29 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:56:54 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.19 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.17 sec.
Command ap_source done; error code: 1; 9.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Fri May 15 23:58:45 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 3.25 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8 sec.
Command ap_source done; error code: 1; 9.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:28:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.78 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:29:25 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.78 sec.
Command ap_source done; error code: 1; 5.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:30:16 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.15 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.21 sec.
Command     ap_source done; 0.21 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.54 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.23 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.92 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 2.2 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.15 sec.
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.18 sec.
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.22 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.38 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.26 sec.
Command ap_source done; error code: 1; 6.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:31:00 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.28 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.84 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 2.59 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 76.76 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 63.87 sec.
INFO-FLOW: Done: GCC PP time: 143.2 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 77.66 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 78.65 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; error code: 1; 9.73 sec.
Command     elaborate done; error code: 2; 309.38 sec.
Command   csynth_design done; error code: 2; 309.39 sec.
Command ap_source done; error code: 1; 335.67 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:40:49 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.72 sec.
Command ap_source done; error code: 1; 3.14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:42:25 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.93 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.33 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.58 sec.
Command ap_source done; error code: 1; 3.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:43:12 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.91 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.12 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.33 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 27.1 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.75 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 17.23 sec.
INFO-FLOW: Done: GCC PP time: 39.9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 10.71 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.24 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 00:46:10 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.63 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 22.72 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.72 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 21.5 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 17.43 sec.
INFO-FLOW: Done: GCC PP time: 40.7 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.71 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 21.25 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 19.45 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:58:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 23.81 sec.
ERROR: [HLS 214-124] use of undeclared identifier 'N_OUTPUTS_4': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:83
Command       tidy_31 done; error code: 2; 23.87 sec.
Command     elaborate done; error code: 2; 126.12 sec.
Command   csynth_design done; error code: 2; 126.13 sec.
Command ap_source done; error code: 1; 150.28 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 10:16:35 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 22.59 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 24.9 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.66 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.4 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 17.97 sec.
INFO-FLOW: Done: GCC PP time: 39 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.48 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.82 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 17.06 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:58:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 22.75 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 18.01 sec.
Command       tidy_31 done; 40.9 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 77.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 26.45 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 17.48 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.61 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13924 ; free virtual = 142679
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13924 ; free virtual = 142679
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.8 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.54 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 11:38:09 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.49 sec.
Command ap_source done; error code: 1; 4.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 11:42:28 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.21 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.52 sec.
Command ap_source done; error code: 1; 2.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 11:43:32 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.06 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.44 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.58 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.9 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 18.15 sec.
INFO-FLOW: Done: GCC PP time: 39.6 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.29 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 18.65 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 16.5 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 21.21 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 16.69 sec.
Command       tidy_31 done; 38.05 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 73.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 24.23 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 17.08 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.32 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:00 ; elapsed = 00:03:05 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13879 ; free virtual = 142676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:00 ; elapsed = 00:03:05 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13879 ; free virtual = 142676
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.74 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.19 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 11:52:26 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.93 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.88 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.54 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 15.99 sec.
INFO-FLOW: Done: GCC PP time: 37.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.78 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.43 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 17.35 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 23.29 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 17.22 sec.
Command       tidy_31 done; 40.65 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 77.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 26.17 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 17.68 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.61 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:08 ; elapsed = 00:03:13 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 13881 ; free virtual = 142677
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:08 ; elapsed = 00:03:13 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 13881 ; free virtual = 142677
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.75 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.58 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 12:05:37 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1.04 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.21 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.45 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.37 sec.
Command ap_source done; error code: 1; 5 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 12:06:28 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.3 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.45 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.67 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.28 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 5.32 sec.
INFO-FLOW: Done: GCC PP time: 11.3 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.89 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.11 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.5 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.18 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.53 sec.
Command       tidy_31 done; 8.86 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 16.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.64 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.68 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.4 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13942 ; free virtual = 142692
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13942 ; free virtual = 142692
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.42 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.51 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_gt_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_large.h:279).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4_mult>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:275).
Command         transform done; 106.93 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1259.535 ; gain = 471.098 ; free physical = 13662 ; free virtual = 142385
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_large.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (firmware/nnet_utils/nnet_conv2d_large.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'image_stream' (firmware/myproject.cpp:162) automatically.
Command         transform done; 0.59 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 1259.535 ; gain = 471.098 ; free physical = 13660 ; free virtual = 142385
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'bram' on a static variable 'w4.V' . This interface directive will be discarded.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:46) in function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:46) in function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:91) in function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:235) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:48) in function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:235) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_conv2d_large.h:48) in function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer5_out.V' (firmware/myproject.cpp:160) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:75:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:154) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc149'
	 'image_stream'.
Command         transform done; 93.16 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-803] Cannot specify interface mode 'bram' on a static variable 'w4.V' . This interface directive will be discarded.
Command         transform done; 121.94 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:10 ; elapsed = 00:06:14 . Memory (MB): peak = 1360.574 ; gain = 572.137 ; free physical = 13570 ; free virtual = 142299
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_right<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'shift_right' (firmware/nnet_utils/nnet_conv2d_large.h:46:6)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'flatten' (firmware/nnet_utils/nnet_merge.h:93:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:63:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:237:17)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc149' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
Command         transform done; 22.41 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:33 ; elapsed = 00:06:36 . Memory (MB): peak = 1400.566 ; gain = 612.129 ; free physical = 13513 ; free virtual = 142243
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 347.07 sec.
Command     elaborate done; 392.07 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model dense_large 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model flatten 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model shift_right 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : shift_right ...
Execute       set_default_model shift_right 
Execute       apply_spec_resource_limit shift_right 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : flatten ...
Execute       set_default_model flatten 
Execute       apply_spec_resource_limit flatten 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large ...
Execute       set_default_model dense_large 
Execute       apply_spec_resource_limit dense_large 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: shift_right ...
Execute       set_default_model shift_right 
Execute       cdfg_preprocess -model shift_right 
Command       cdfg_preprocess done; 0.38 sec.
Execute       rtl_gen_preprocess shift_right 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: flatten ...
Execute       set_default_model flatten 
Execute       cdfg_preprocess -model flatten 
Execute       rtl_gen_preprocess flatten 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large ...
Execute       set_default_model dense_large 
Execute       cdfg_preprocess -model dense_large 
Execute       rtl_gen_preprocess dense_large 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 396.88 seconds; current allocated memory: 483.292 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 483.386 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shift_right 
Execute       schedule -model shift_right 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (727.936ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'shift_right' consists of the following:
	'select' operation ('select_ln203_232', firmware/nnet_utils/nnet_conv2d_large.h:49) [1444]  (0 ns)
	'lshr' operation ('lshr_ln203_99', firmware/nnet_utils/nnet_conv2d_large.h:49) [1449]  (2.2 ns)
	'and' operation ('and_ln203_132', firmware/nnet_utils/nnet_conv2d_large.h:49) [1451]  (0 ns)
	'shl' operation ('shl_ln203_192', firmware/nnet_utils/nnet_conv2d_large.h:49) [1468]  (1.29 ns)
	'select' operation ('select_ln203_237', firmware/nnet_utils/nnet_conv2d_large.h:49) [1470]  (0 ns)
	'and' operation ('and_ln203_135', firmware/nnet_utils/nnet_conv2d_large.h:49) [1476]  (0 ns)
	'or' operation ('or_ln203_160', firmware/nnet_utils/nnet_conv2d_large.h:49) [1477]  (2.2 ns)
	'select' operation ('select_ln203_239', firmware/nnet_utils/nnet_conv2d_large.h:49) [1487]  (0 ns)
	'lshr' operation ('lshr_ln203_102', firmware/nnet_utils/nnet_conv2d_large.h:49) [1492]  (2.2 ns)
	'and' operation ('and_ln203_136', firmware/nnet_utils/nnet_conv2d_large.h:49) [1494]  (0 ns)
	'shl' operation ('shl_ln203_194', firmware/nnet_utils/nnet_conv2d_large.h:49) [1511]  (1.29 ns)
	'select' operation ('select_ln203_244', firmware/nnet_utils/nnet_conv2d_large.h:49) [1513]  (0 ns)
	'and' operation ('and_ln203_139', firmware/nnet_utils/nnet_conv2d_large.h:49) [1519]  (0 ns)
	'or' operation ('or_ln203_161', firmware/nnet_utils/nnet_conv2d_large.h:49) [1520]  (2.2 ns)
	'select' operation ('select_ln203_246', firmware/nnet_utils/nnet_conv2d_large.h:49) [1530]  (0 ns)
	'lshr' operation ('lshr_ln203_105', firmware/nnet_utils/nnet_conv2d_large.h:49) [1535]  (2.2 ns)
	'and' operation ('and_ln203_140', firmware/nnet_utils/nnet_conv2d_large.h:49) [1537]  (0 ns)
	'shl' operation ('shl_ln203_196', firmware/nnet_utils/nnet_conv2d_large.h:49) [1554]  (1.29 ns)
	'select' operation ('select_ln203_251', firmware/nnet_utils/nnet_conv2d_large.h:49) [1556]  (0 ns)
	'and' operation ('and_ln203_143', firmware/nnet_utils/nnet_conv2d_large.h:49) [1562]  (0 ns)
	'or' operation ('or_ln203_162', firmware/nnet_utils/nnet_conv2d_large.h:49) [1563]  (2.2 ns)
	'select' operation ('select_ln203_253', firmware/nnet_utils/nnet_conv2d_large.h:49) [1573]  (0 ns)
	'lshr' operation ('lshr_ln203_108', firmware/nnet_utils/nnet_conv2d_large.h:49) [1578]  (2.2 ns)
	'and' operation ('and_ln203_144', firmware/nnet_utils/nnet_conv2d_large.h:49) [1580]  (0 ns)
	'shl' operation ('shl_ln203_198', firmware/nnet_utils/nnet_conv2d_large.h:49) [1597]  (1.29 ns)
	'select' operation ('select_ln203_258', firmware/nnet_utils/nnet_conv2d_large.h:49) [1599]  (0 ns)
	'and' operation ('and_ln203_147', firmware/nnet_utils/nnet_conv2d_large.h:49) [1605]  (0 ns)
	'or' operation ('or_ln203_163', firmware/nnet_utils/nnet_conv2d_large.h:49) [1606]  (2.2 ns)
	'select' operation ('select_ln203_260', firmware/nnet_utils/nnet_conv2d_large.h:49) [1616]  (0 ns)
	'lshr' operation ('lshr_ln203_111', firmware/nnet_utils/nnet_conv2d_large.h:49) [1621]  (2.2 ns)
	'and' operation ('and_ln203_148', firmware/nnet_utils/nnet_conv2d_large.h:49) [1623]  (0 ns)
	'shl' operation ('shl_ln203_200', firmware/nnet_utils/nnet_conv2d_large.h:49) [1640]  (1.29 ns)
	'select' operation ('select_ln203_265', firmware/nnet_utils/nnet_conv2d_large.h:49) [1642]  (0 ns)
	'and' operation ('and_ln203_151', firmware/nnet_utils/nnet_conv2d_large.h:49) [1648]  (0 ns)
	'or' operation ('or_ln203_164', firmware/nnet_utils/nnet_conv2d_large.h:49) [1649]  (2.2 ns)
	'select' operation ('select_ln203_267', firmware/nnet_utils/nnet_conv2d_large.h:49) [1659]  (0 ns)
	'lshr' operation ('lshr_ln203_114', firmware/nnet_utils/nnet_conv2d_large.h:49) [1664]  (2.2 ns)
	'and' operation ('and_ln203_152', firmware/nnet_utils/nnet_conv2d_large.h:49) [1666]  (0 ns)
	'shl' operation ('shl_ln203_202', firmware/nnet_utils/nnet_conv2d_large.h:49) [1683]  (1.29 ns)
	'select' operation ('select_ln203_272', firmware/nnet_utils/nnet_conv2d_large.h:49) [1685]  (0 ns)
	'and' operation ('and_ln203_155', firmware/nnet_utils/nnet_conv2d_large.h:49) [1691]  (0 ns)
	'or' operation ('or_ln203_165', firmware/nnet_utils/nnet_conv2d_large.h:49) [1692]  (2.2 ns)
	'select' operation ('select_ln203_274', firmware/nnet_utils/nnet_conv2d_large.h:49) [1702]  (0 ns)
	'lshr' operation ('lshr_ln203_117', firmware/nnet_utils/nnet_conv2d_large.h:49) [1707]  (2.2 ns)
	'and' operation ('and_ln203_156', firmware/nnet_utils/nnet_conv2d_large.h:49) [1709]  (0 ns)
	'shl' operation ('shl_ln203_204', firmware/nnet_utils/nnet_conv2d_large.h:49) [1726]  (1.29 ns)
	'select' operation ('select_ln203_279', firmware/nnet_utils/nnet_conv2d_large.h:49) [1728]  (0 ns)
	'and' operation ('and_ln203_159', firmware/nnet_utils/nnet_conv2d_large.h:49) [1734]  (0 ns)
	'or' operation ('or_ln203_166', firmware/nnet_utils/nnet_conv2d_large.h:49) [1735]  (2.2 ns)
	'select' operation ('select_ln203_281', firmware/nnet_utils/nnet_conv2d_large.h:49) [1745]  (0 ns)
	'lshr' operation ('lshr_ln203_120', firmware/nnet_utils/nnet_conv2d_large.h:49) [1750]  (2.2 ns)
	'and' operation ('and_ln203_160', firmware/nnet_utils/nnet_conv2d_large.h:49) [1752]  (0 ns)
	'shl' operation ('shl_ln203_206', firmware/nnet_utils/nnet_conv2d_large.h:49) [1769]  (1.29 ns)
	'select' operation ('select_ln203_286', firmware/nnet_utils/nnet_conv2d_large.h:49) [1771]  (0 ns)
	'and' operation ('and_ln203_163', firmware/nnet_utils/nnet_conv2d_large.h:49) [1777]  (0 ns)
	'or' operation ('or_ln203_167', firmware/nnet_utils/nnet_conv2d_large.h:49) [1778]  (2.2 ns)
	'select' operation ('select_ln203_288', firmware/nnet_utils/nnet_conv2d_large.h:49) [1788]  (0 ns)
	'lshr' operation ('lshr_ln203_123', firmware/nnet_utils/nnet_conv2d_large.h:49) [1793]  (2.2 ns)
	'and' operation ('and_ln203_164', firmware/nnet_utils/nnet_conv2d_large.h:49) [1795]  (0 ns)
	'shl' operation ('shl_ln203_208', firmware/nnet_utils/nnet_conv2d_large.h:49) [1812]  (1.29 ns)
	'select' operation ('select_ln203_293', firmware/nnet_utils/nnet_conv2d_large.h:49) [1814]  (0 ns)
	'and' operation ('and_ln203_167', firmware/nnet_utils/nnet_conv2d_large.h:49) [1820]  (0 ns)
	'or' operation ('or_ln203_168', firmware/nnet_utils/nnet_conv2d_large.h:49) [1821]  (2.2 ns)
	'select' operation ('select_ln203_295', firmware/nnet_utils/nnet_conv2d_large.h:49) [1831]  (0 ns)
	'lshr' operation ('lshr_ln203_126', firmware/nnet_utils/nnet_conv2d_large.h:49) [1836]  (2.2 ns)
	'and' operation ('and_ln203_168', firmware/nnet_utils/nnet_conv2d_large.h:49) [1838]  (0 ns)
	'shl' operation ('shl_ln203_210', firmware/nnet_utils/nnet_conv2d_large.h:49) [1855]  (1.29 ns)
	'select' operation ('select_ln203_300', firmware/nnet_utils/nnet_conv2d_large.h:49) [1857]  (0 ns)
	'and' operation ('and_ln203_171', firmware/nnet_utils/nnet_conv2d_large.h:49) [1863]  (0 ns)
	'or' operation ('or_ln203_169', firmware/nnet_utils/nnet_conv2d_large.h:49) [1864]  (2.2 ns)
	'select' operation ('select_ln203_302', firmware/nnet_utils/nnet_conv2d_large.h:49) [1874]  (0 ns)
	'lshr' operation ('lshr_ln203_129', firmware/nnet_utils/nnet_conv2d_large.h:49) [1879]  (2.2 ns)
	'and' operation ('and_ln203_172', firmware/nnet_utils/nnet_conv2d_large.h:49) [1881]  (0 ns)
	'shl' operation ('shl_ln203_212', firmware/nnet_utils/nnet_conv2d_large.h:49) [1898]  (1.29 ns)
	'select' operation ('select_ln203_307', firmware/nnet_utils/nnet_conv2d_large.h:49) [1900]  (0 ns)
	'and' operation ('and_ln203_175', firmware/nnet_utils/nnet_conv2d_large.h:49) [1906]  (0 ns)
	'or' operation ('or_ln203_170', firmware/nnet_utils/nnet_conv2d_large.h:49) [1907]  (2.2 ns)
	'select' operation ('select_ln203_309', firmware/nnet_utils/nnet_conv2d_large.h:49) [1917]  (0 ns)
	'lshr' operation ('lshr_ln203_132', firmware/nnet_utils/nnet_conv2d_large.h:49) [1922]  (2.2 ns)
	'and' operation ('and_ln203_176', firmware/nnet_utils/nnet_conv2d_large.h:49) [1924]  (0 ns)
	'shl' operation ('shl_ln203_214', firmware/nnet_utils/nnet_conv2d_large.h:49) [1941]  (1.29 ns)
	'select' operation ('select_ln203_314', firmware/nnet_utils/nnet_conv2d_large.h:49) [1943]  (0 ns)
	'and' operation ('and_ln203_179', firmware/nnet_utils/nnet_conv2d_large.h:49) [1949]  (0 ns)
	'or' operation ('or_ln203_171', firmware/nnet_utils/nnet_conv2d_large.h:49) [1950]  (2.2 ns)
	'select' operation ('select_ln203_316', firmware/nnet_utils/nnet_conv2d_large.h:49) [1960]  (0 ns)
	'lshr' operation ('lshr_ln203_135', firmware/nnet_utils/nnet_conv2d_large.h:49) [1965]  (2.2 ns)
	'and' operation ('and_ln203_180', firmware/nnet_utils/nnet_conv2d_large.h:49) [1967]  (0 ns)
	'shl' operation ('shl_ln203_216', firmware/nnet_utils/nnet_conv2d_large.h:49) [1984]  (1.29 ns)
	'select' operation ('select_ln203_321', firmware/nnet_utils/nnet_conv2d_large.h:49) [1986]  (0 ns)
	'and' operation ('and_ln203_183', firmware/nnet_utils/nnet_conv2d_large.h:49) [1992]  (0 ns)
	'or' operation ('or_ln203_172', firmware/nnet_utils/nnet_conv2d_large.h:49) [1993]  (2.2 ns)
	'select' operation ('select_ln203_323', firmware/nnet_utils/nnet_conv2d_large.h:49) [2003]  (0 ns)
	'lshr' operation ('lshr_ln203_138', firmware/nnet_utils/nnet_conv2d_large.h:49) [2008]  (2.2 ns)
	'and' operation ('and_ln203_184', firmware/nnet_utils/nnet_conv2d_large.h:49) [2010]  (0 ns)
	'shl' operation ('shl_ln203_218', firmware/nnet_utils/nnet_conv2d_large.h:49) [2027]  (1.29 ns)
	'select' operation ('select_ln203_328', firmware/nnet_utils/nnet_conv2d_large.h:49) [2029]  (0 ns)
	'and' operation ('and_ln203_187', firmware/nnet_utils/nnet_conv2d_large.h:49) [2035]  (0 ns)
	'or' operation ('or_ln203_173', firmware/nnet_utils/nnet_conv2d_large.h:49) [2036]  (2.2 ns)
	'select' operation ('select_ln203_330', firmware/nnet_utils/nnet_conv2d_large.h:49) [2046]  (0 ns)
	'lshr' operation ('lshr_ln203_141', firmware/nnet_utils/nnet_conv2d_large.h:49) [2051]  (2.2 ns)
	'and' operation ('and_ln203_188', firmware/nnet_utils/nnet_conv2d_large.h:49) [2053]  (0 ns)
	'shl' operation ('shl_ln203_220', firmware/nnet_utils/nnet_conv2d_large.h:49) [2070]  (1.29 ns)
	'select' operation ('select_ln203_335', firmware/nnet_utils/nnet_conv2d_large.h:49) [2072]  (0 ns)
	'and' operation ('and_ln203_191', firmware/nnet_utils/nnet_conv2d_large.h:49) [2078]  (0 ns)
	'or' operation ('or_ln203_174', firmware/nnet_utils/nnet_conv2d_large.h:49) [2079]  (2.2 ns)
	'select' operation ('select_ln203_337', firmware/nnet_utils/nnet_conv2d_large.h:49) [2089]  (0 ns)
	'lshr' operation ('lshr_ln203_144', firmware/nnet_utils/nnet_conv2d_large.h:49) [2094]  (2.2 ns)
	'and' operation ('and_ln203_192', firmware/nnet_utils/nnet_conv2d_large.h:49) [2096]  (0 ns)
	'shl' operation ('shl_ln203_222', firmware/nnet_utils/nnet_conv2d_large.h:49) [2113]  (1.29 ns)
	'select' operation ('select_ln203_342', firmware/nnet_utils/nnet_conv2d_large.h:49) [2115]  (0 ns)
	'and' operation ('and_ln203_195', firmware/nnet_utils/nnet_conv2d_large.h:49) [2121]  (0 ns)
	'or' operation ('or_ln203_175', firmware/nnet_utils/nnet_conv2d_large.h:49) [2122]  (2.2 ns)
	'select' operation ('select_ln203_344', firmware/nnet_utils/nnet_conv2d_large.h:49) [2132]  (0 ns)
	'lshr' operation ('lshr_ln203_147', firmware/nnet_utils/nnet_conv2d_large.h:49) [2137]  (2.2 ns)
	'and' operation ('and_ln203_196', firmware/nnet_utils/nnet_conv2d_large.h:49) [2139]  (0 ns)
	'shl' operation ('shl_ln203_224', firmware/nnet_utils/nnet_conv2d_large.h:49) [2156]  (1.29 ns)
	'select' operation ('select_ln203_349', firmware/nnet_utils/nnet_conv2d_large.h:49) [2158]  (0 ns)
	'and' operation ('and_ln203_199', firmware/nnet_utils/nnet_conv2d_large.h:49) [2164]  (0 ns)
	'or' operation ('or_ln203_176', firmware/nnet_utils/nnet_conv2d_large.h:49) [2165]  (2.2 ns)
	'select' operation ('select_ln203_351', firmware/nnet_utils/nnet_conv2d_large.h:49) [2175]  (0 ns)
	'lshr' operation ('lshr_ln203_150', firmware/nnet_utils/nnet_conv2d_large.h:49) [2180]  (2.2 ns)
	'and' operation ('and_ln203_200', firmware/nnet_utils/nnet_conv2d_large.h:49) [2182]  (0 ns)
	'shl' operation ('shl_ln203_226', firmware/nnet_utils/nnet_conv2d_large.h:49) [2199]  (1.29 ns)
	'select' operation ('select_ln203_356', firmware/nnet_utils/nnet_conv2d_large.h:49) [2201]  (0 ns)
	'and' operation ('and_ln203_203', firmware/nnet_utils/nnet_conv2d_large.h:49) [2207]  (0 ns)
	'or' operation ('or_ln203_177', firmware/nnet_utils/nnet_conv2d_large.h:49) [2208]  (2.2 ns)
	'select' operation ('select_ln203_358', firmware/nnet_utils/nnet_conv2d_large.h:49) [2218]  (0 ns)
	'lshr' operation ('lshr_ln203_153', firmware/nnet_utils/nnet_conv2d_large.h:49) [2223]  (2.2 ns)
	'and' operation ('and_ln203_204', firmware/nnet_utils/nnet_conv2d_large.h:49) [2225]  (0 ns)
	'shl' operation ('shl_ln203_228', firmware/nnet_utils/nnet_conv2d_large.h:49) [2242]  (1.29 ns)
	'select' operation ('select_ln203_363', firmware/nnet_utils/nnet_conv2d_large.h:49) [2244]  (0 ns)
	'and' operation ('and_ln203_207', firmware/nnet_utils/nnet_conv2d_large.h:49) [2250]  (0 ns)
	'or' operation ('or_ln203_178', firmware/nnet_utils/nnet_conv2d_large.h:49) [2251]  (2.2 ns)
	'select' operation ('select_ln203_365', firmware/nnet_utils/nnet_conv2d_large.h:49) [2261]  (0 ns)
	'lshr' operation ('lshr_ln203_156', firmware/nnet_utils/nnet_conv2d_large.h:49) [2266]  (2.2 ns)
	'and' operation ('and_ln203_208', firmware/nnet_utils/nnet_conv2d_large.h:49) [2268]  (0 ns)
	'shl' operation ('shl_ln203_230', firmware/nnet_utils/nnet_conv2d_large.h:49) [2285]  (1.29 ns)
	'select' operation ('select_ln203_370', firmware/nnet_utils/nnet_conv2d_large.h:49) [2287]  (0 ns)
	'and' operation ('and_ln203_211', firmware/nnet_utils/nnet_conv2d_large.h:49) [2293]  (0 ns)
	'or' operation ('or_ln203_179', firmware/nnet_utils/nnet_conv2d_large.h:49) [2294]  (2.2 ns)
	'select' operation ('select_ln203_372', firmware/nnet_utils/nnet_conv2d_large.h:49) [2304]  (0 ns)
	'lshr' operation ('lshr_ln203_159', firmware/nnet_utils/nnet_conv2d_large.h:49) [2309]  (2.2 ns)
	'and' operation ('and_ln203_212', firmware/nnet_utils/nnet_conv2d_large.h:49) [2311]  (0 ns)
	'shl' operation ('shl_ln203_232', firmware/nnet_utils/nnet_conv2d_large.h:49) [2328]  (1.29 ns)
	'select' operation ('select_ln203_377', firmware/nnet_utils/nnet_conv2d_large.h:49) [2330]  (0 ns)
	'and' operation ('and_ln203_215', firmware/nnet_utils/nnet_conv2d_large.h:49) [2336]  (0 ns)
	'or' operation ('or_ln203_180', firmware/nnet_utils/nnet_conv2d_large.h:49) [2337]  (2.2 ns)
	'select' operation ('select_ln203_379', firmware/nnet_utils/nnet_conv2d_large.h:49) [2347]  (0 ns)
	'lshr' operation ('lshr_ln203_162', firmware/nnet_utils/nnet_conv2d_large.h:49) [2352]  (2.2 ns)
	'and' operation ('and_ln203_216', firmware/nnet_utils/nnet_conv2d_large.h:49) [2354]  (0 ns)
	'shl' operation ('shl_ln203_234', firmware/nnet_utils/nnet_conv2d_large.h:49) [2371]  (1.29 ns)
	'select' operation ('select_ln203_384', firmware/nnet_utils/nnet_conv2d_large.h:49) [2373]  (0 ns)
	'and' operation ('and_ln203_219', firmware/nnet_utils/nnet_conv2d_large.h:49) [2379]  (0 ns)
	'or' operation ('or_ln203_181', firmware/nnet_utils/nnet_conv2d_large.h:49) [2380]  (2.2 ns)
	'select' operation ('select_ln203_386', firmware/nnet_utils/nnet_conv2d_large.h:49) [2390]  (0 ns)
	'lshr' operation ('lshr_ln203_165', firmware/nnet_utils/nnet_conv2d_large.h:49) [2395]  (2.2 ns)
	'and' operation ('and_ln203_220', firmware/nnet_utils/nnet_conv2d_large.h:49) [2397]  (0 ns)
	'shl' operation ('shl_ln203_236', firmware/nnet_utils/nnet_conv2d_large.h:49) [2414]  (1.29 ns)
	'select' operation ('select_ln203_391', firmware/nnet_utils/nnet_conv2d_large.h:49) [2416]  (0 ns)
	'and' operation ('and_ln203_223', firmware/nnet_utils/nnet_conv2d_large.h:49) [2422]  (0 ns)
	'or' operation ('or_ln203_182', firmware/nnet_utils/nnet_conv2d_large.h:49) [2423]  (2.2 ns)
	'select' operation ('select_ln203_393', firmware/nnet_utils/nnet_conv2d_large.h:49) [2433]  (0 ns)
	'lshr' operation ('lshr_ln203_168', firmware/nnet_utils/nnet_conv2d_large.h:49) [2438]  (2.2 ns)
	'and' operation ('and_ln203_224', firmware/nnet_utils/nnet_conv2d_large.h:49) [2440]  (0 ns)
	'shl' operation ('shl_ln203_238', firmware/nnet_utils/nnet_conv2d_large.h:49) [2457]  (1.29 ns)
	'select' operation ('select_ln203_398', firmware/nnet_utils/nnet_conv2d_large.h:49) [2459]  (0 ns)
	'and' operation ('and_ln203_227', firmware/nnet_utils/nnet_conv2d_large.h:49) [2465]  (0 ns)
	'or' operation ('or_ln203_183', firmware/nnet_utils/nnet_conv2d_large.h:49) [2466]  (2.2 ns)
	'select' operation ('select_ln203_400', firmware/nnet_utils/nnet_conv2d_large.h:49) [2476]  (0 ns)
	'lshr' operation ('lshr_ln203_171', firmware/nnet_utils/nnet_conv2d_large.h:49) [2481]  (2.2 ns)
	'and' operation ('and_ln203_228', firmware/nnet_utils/nnet_conv2d_large.h:49) [2483]  (0 ns)
	'shl' operation ('shl_ln203_240', firmware/nnet_utils/nnet_conv2d_large.h:49) [2500]  (1.29 ns)
	'select' operation ('select_ln203_405', firmware/nnet_utils/nnet_conv2d_large.h:49) [2502]  (0 ns)
	'and' operation ('and_ln203_231', firmware/nnet_utils/nnet_conv2d_large.h:49) [2508]  (0 ns)
	'or' operation ('or_ln203_184', firmware/nnet_utils/nnet_conv2d_large.h:49) [2509]  (2.2 ns)
	'select' operation ('select_ln203_407', firmware/nnet_utils/nnet_conv2d_large.h:49) [2519]  (0 ns)
	'lshr' operation ('lshr_ln203_174', firmware/nnet_utils/nnet_conv2d_large.h:49) [2524]  (2.2 ns)
	'and' operation ('and_ln203_232', firmware/nnet_utils/nnet_conv2d_large.h:49) [2526]  (0 ns)
	'shl' operation ('shl_ln203_242', firmware/nnet_utils/nnet_conv2d_large.h:49) [2543]  (1.29 ns)
	'select' operation ('select_ln203_412', firmware/nnet_utils/nnet_conv2d_large.h:49) [2545]  (0 ns)
	'and' operation ('and_ln203_235', firmware/nnet_utils/nnet_conv2d_large.h:49) [2551]  (0 ns)
	'or' operation ('or_ln203_185', firmware/nnet_utils/nnet_conv2d_large.h:49) [2552]  (2.2 ns)
	'select' operation ('select_ln203_414', firmware/nnet_utils/nnet_conv2d_large.h:49) [2562]  (0 ns)
	'lshr' operation ('lshr_ln203_177', firmware/nnet_utils/nnet_conv2d_large.h:49) [2567]  (2.2 ns)
	'and' operation ('and_ln203_236', firmware/nnet_utils/nnet_conv2d_large.h:49) [2569]  (0 ns)
	'shl' operation ('shl_ln203_244', firmware/nnet_utils/nnet_conv2d_large.h:49) [2586]  (1.29 ns)
	'select' operation ('select_ln203_419', firmware/nnet_utils/nnet_conv2d_large.h:49) [2588]  (0 ns)
	'and' operation ('and_ln203_239', firmware/nnet_utils/nnet_conv2d_large.h:49) [2594]  (0 ns)
	'or' operation ('or_ln203_186', firmware/nnet_utils/nnet_conv2d_large.h:49) [2595]  (2.2 ns)
	'select' operation ('select_ln203_421', firmware/nnet_utils/nnet_conv2d_large.h:49) [2605]  (0 ns)
	'lshr' operation ('lshr_ln203_180', firmware/nnet_utils/nnet_conv2d_large.h:49) [2610]  (2.2 ns)
	'and' operation ('and_ln203_240', firmware/nnet_utils/nnet_conv2d_large.h:49) [2612]  (0 ns)
	'shl' operation ('shl_ln203_246', firmware/nnet_utils/nnet_conv2d_large.h:49) [2629]  (1.29 ns)
	'select' operation ('select_ln203_426', firmware/nnet_utils/nnet_conv2d_large.h:49) [2631]  (0 ns)
	'and' operation ('and_ln203_243', firmware/nnet_utils/nnet_conv2d_large.h:49) [2637]  (0 ns)
	'or' operation ('or_ln203_187', firmware/nnet_utils/nnet_conv2d_large.h:49) [2638]  (2.2 ns)
	'select' operation ('select_ln203_428', firmware/nnet_utils/nnet_conv2d_large.h:49) [2648]  (0 ns)
	'lshr' operation ('lshr_ln203_183', firmware/nnet_utils/nnet_conv2d_large.h:49) [2653]  (2.2 ns)
	'and' operation ('and_ln203_244', firmware/nnet_utils/nnet_conv2d_large.h:49) [2655]  (0 ns)
	'shl' operation ('shl_ln203_248', firmware/nnet_utils/nnet_conv2d_large.h:49) [2672]  (1.29 ns)
	'select' operation ('select_ln203_433', firmware/nnet_utils/nnet_conv2d_large.h:49) [2674]  (0 ns)
	'and' operation ('and_ln203_247', firmware/nnet_utils/nnet_conv2d_large.h:49) [2680]  (0 ns)
	'or' operation ('or_ln203_188', firmware/nnet_utils/nnet_conv2d_large.h:49) [2681]  (2.2 ns)
	'select' operation ('select_ln203_435', firmware/nnet_utils/nnet_conv2d_large.h:49) [2691]  (0 ns)
	'lshr' operation ('lshr_ln203_186', firmware/nnet_utils/nnet_conv2d_large.h:49) [2696]  (2.2 ns)
	'and' operation ('and_ln203_248', firmware/nnet_utils/nnet_conv2d_large.h:49) [2698]  (0 ns)
	'shl' operation ('shl_ln203_250', firmware/nnet_utils/nnet_conv2d_large.h:49) [2715]  (1.29 ns)
	'select' operation ('select_ln203_440', firmware/nnet_utils/nnet_conv2d_large.h:49) [2717]  (0 ns)
	'and' operation ('and_ln203_251', firmware/nnet_utils/nnet_conv2d_large.h:49) [2723]  (0 ns)
	'or' operation ('or_ln203_189', firmware/nnet_utils/nnet_conv2d_large.h:49) [2724]  (2.2 ns)
	'select' operation ('select_ln203_442', firmware/nnet_utils/nnet_conv2d_large.h:49) [2734]  (0 ns)
	'lshr' operation ('lshr_ln203_189', firmware/nnet_utils/nnet_conv2d_large.h:49) [2739]  (2.2 ns)
	'and' operation ('and_ln203_252', firmware/nnet_utils/nnet_conv2d_large.h:49) [2741]  (0 ns)
	'shl' operation ('shl_ln203_252', firmware/nnet_utils/nnet_conv2d_large.h:49) [2758]  (1.29 ns)
	'select' operation ('select_ln203_447', firmware/nnet_utils/nnet_conv2d_large.h:49) [2760]  (0 ns)
	'and' operation ('and_ln203_255', firmware/nnet_utils/nnet_conv2d_large.h:49) [2766]  (0 ns)
	'or' operation ('or_ln203_190', firmware/nnet_utils/nnet_conv2d_large.h:49) [2767]  (2.2 ns)
	'select' operation ('select_ln203_449', firmware/nnet_utils/nnet_conv2d_large.h:49) [2777]  (0 ns)
	'lshr' operation ('lshr_ln203_192', firmware/nnet_utils/nnet_conv2d_large.h:49) [2782]  (2.2 ns)
	'and' operation ('and_ln203_256', firmware/nnet_utils/nnet_conv2d_large.h:49) [2784]  (0 ns)
	'shl' operation ('shl_ln203_254', firmware/nnet_utils/nnet_conv2d_large.h:49) [2801]  (1.29 ns)
	'select' operation ('select_ln203_454', firmware/nnet_utils/nnet_conv2d_large.h:49) [2803]  (0 ns)
	'and' operation ('and_ln203_259', firmware/nnet_utils/nnet_conv2d_large.h:49) [2809]  (0 ns)
	'or' operation ('or_ln203_191', firmware/nnet_utils/nnet_conv2d_large.h:49) [2810]  (2.2 ns)
	'select' operation ('select_ln203_456', firmware/nnet_utils/nnet_conv2d_large.h:49) [2820]  (0 ns)
	'lshr' operation ('lshr_ln203_195', firmware/nnet_utils/nnet_conv2d_large.h:49) [2825]  (2.2 ns)
	'and' operation ('and_ln203_260', firmware/nnet_utils/nnet_conv2d_large.h:49) [2827]  (0 ns)
	'shl' operation ('shl_ln203_256', firmware/nnet_utils/nnet_conv2d_large.h:49) [2844]  (1.29 ns)
	'select' operation ('select_ln203_461', firmware/nnet_utils/nnet_conv2d_large.h:49) [2846]  (0 ns)
	'and' operation ('and_ln203_263', firmware/nnet_utils/nnet_conv2d_large.h:49) [2852]  (0 ns)
	'or' operation ('or_ln203_192', firmware/nnet_utils/nnet_conv2d_large.h:49) [2853]  (2.2 ns)
	'select' operation ('select_ln203_463', firmware/nnet_utils/nnet_conv2d_large.h:49) [2863]  (0 ns)
	'lshr' operation ('lshr_ln203_198', firmware/nnet_utils/nnet_conv2d_large.h:49) [2868]  (2.2 ns)
	'and' operation ('and_ln203_264', firmware/nnet_utils/nnet_conv2d_large.h:49) [2870]  (0 ns)
	'shl' operation ('shl_ln203_258', firmware/nnet_utils/nnet_conv2d_large.h:49) [2887]  (1.29 ns)
	'select' operation ('select_ln203_468', firmware/nnet_utils/nnet_conv2d_large.h:49) [2889]  (0 ns)
	'and' operation ('and_ln203_267', firmware/nnet_utils/nnet_conv2d_large.h:49) [2895]  (0 ns)
	'or' operation ('or_ln203_193', firmware/nnet_utils/nnet_conv2d_large.h:49) [2896]  (2.2 ns)
	'select' operation ('select_ln203_470', firmware/nnet_utils/nnet_conv2d_large.h:49) [2906]  (0 ns)
	'lshr' operation ('lshr_ln203_201', firmware/nnet_utils/nnet_conv2d_large.h:49) [2911]  (2.2 ns)
	'and' operation ('and_ln203_268', firmware/nnet_utils/nnet_conv2d_large.h:49) [2913]  (0 ns)
	'shl' operation ('shl_ln203_260', firmware/nnet_utils/nnet_conv2d_large.h:49) [2930]  (1.29 ns)
	'select' operation ('select_ln203_475', firmware/nnet_utils/nnet_conv2d_large.h:49) [2932]  (0 ns)
	'and' operation ('and_ln203_271', firmware/nnet_utils/nnet_conv2d_large.h:49) [2938]  (0 ns)
	'or' operation ('or_ln203_194', firmware/nnet_utils/nnet_conv2d_large.h:49) [2939]  (2.2 ns)
	'select' operation ('select_ln203_477', firmware/nnet_utils/nnet_conv2d_large.h:49) [2949]  (0 ns)
	'lshr' operation ('lshr_ln203_204', firmware/nnet_utils/nnet_conv2d_large.h:49) [2954]  (2.2 ns)
	'and' operation ('and_ln203_272', firmware/nnet_utils/nnet_conv2d_large.h:49) [2956]  (0 ns)
	'shl' operation ('shl_ln203_262', firmware/nnet_utils/nnet_conv2d_large.h:49) [2973]  (1.29 ns)
	'select' operation ('select_ln203_482', firmware/nnet_utils/nnet_conv2d_large.h:49) [2975]  (0 ns)
	'and' operation ('and_ln203_275', firmware/nnet_utils/nnet_conv2d_large.h:49) [2981]  (0 ns)
	'or' operation ('or_ln203_195', firmware/nnet_utils/nnet_conv2d_large.h:49) [2982]  (2.2 ns)
	'select' operation ('select_ln203_484', firmware/nnet_utils/nnet_conv2d_large.h:49) [2992]  (0 ns)
	'lshr' operation ('lshr_ln203_207', firmware/nnet_utils/nnet_conv2d_large.h:49) [2997]  (2.2 ns)
	'and' operation ('and_ln203_276', firmware/nnet_utils/nnet_conv2d_large.h:49) [2999]  (0 ns)
	'shl' operation ('shl_ln203_264', firmware/nnet_utils/nnet_conv2d_large.h:49) [3016]  (1.29 ns)
	'select' operation ('select_ln203_489', firmware/nnet_utils/nnet_conv2d_large.h:49) [3018]  (0 ns)
	'and' operation ('and_ln203_279', firmware/nnet_utils/nnet_conv2d_large.h:49) [3024]  (0 ns)
	'or' operation ('or_ln203_196', firmware/nnet_utils/nnet_conv2d_large.h:49) [3025]  (2.2 ns)
	'select' operation ('select_ln203_491', firmware/nnet_utils/nnet_conv2d_large.h:49) [3035]  (0 ns)
	'lshr' operation ('lshr_ln203_210', firmware/nnet_utils/nnet_conv2d_large.h:49) [3040]  (2.2 ns)
	'and' operation ('and_ln203_280', firmware/nnet_utils/nnet_conv2d_large.h:49) [3042]  (0 ns)
	'shl' operation ('shl_ln203_266', firmware/nnet_utils/nnet_conv2d_large.h:49) [3059]  (1.29 ns)
	'select' operation ('select_ln203_496', firmware/nnet_utils/nnet_conv2d_large.h:49) [3061]  (0 ns)
	'and' operation ('and_ln203_283', firmware/nnet_utils/nnet_conv2d_large.h:49) [3067]  (0 ns)
	'or' operation ('or_ln203_197', firmware/nnet_utils/nnet_conv2d_large.h:49) [3068]  (2.2 ns)
	'select' operation ('select_ln203_498', firmware/nnet_utils/nnet_conv2d_large.h:49) [3078]  (0 ns)
	'lshr' operation ('lshr_ln203_213', firmware/nnet_utils/nnet_conv2d_large.h:49) [3083]  (2.2 ns)
	'and' operation ('and_ln203_284', firmware/nnet_utils/nnet_conv2d_large.h:49) [3085]  (0 ns)
	'shl' operation ('shl_ln203_268', firmware/nnet_utils/nnet_conv2d_large.h:49) [3102]  (1.29 ns)
	'select' operation ('select_ln203_503', firmware/nnet_utils/nnet_conv2d_large.h:49) [3104]  (0 ns)
	'and' operation ('and_ln203_287', firmware/nnet_utils/nnet_conv2d_large.h:49) [3110]  (0 ns)
	'or' operation ('or_ln203_198', firmware/nnet_utils/nnet_conv2d_large.h:49) [3111]  (2.2 ns)
	'select' operation ('select_ln203_505', firmware/nnet_utils/nnet_conv2d_large.h:49) [3121]  (0 ns)
	'lshr' operation ('lshr_ln203_216', firmware/nnet_utils/nnet_conv2d_large.h:49) [3126]  (2.2 ns)
	'and' operation ('and_ln203_288', firmware/nnet_utils/nnet_conv2d_large.h:49) [3128]  (0 ns)
	'shl' operation ('shl_ln203_270', firmware/nnet_utils/nnet_conv2d_large.h:49) [3145]  (1.29 ns)
	'select' operation ('select_ln203_510', firmware/nnet_utils/nnet_conv2d_large.h:49) [3147]  (0 ns)
	'and' operation ('and_ln203_291', firmware/nnet_utils/nnet_conv2d_large.h:49) [3153]  (0 ns)
	'or' operation ('or_ln203_199', firmware/nnet_utils/nnet_conv2d_large.h:49) [3154]  (2.2 ns)
	'select' operation ('select_ln203_512', firmware/nnet_utils/nnet_conv2d_large.h:49) [3164]  (0 ns)
	'lshr' operation ('lshr_ln203_219', firmware/nnet_utils/nnet_conv2d_large.h:49) [3169]  (2.2 ns)
	'and' operation ('and_ln203_292', firmware/nnet_utils/nnet_conv2d_large.h:49) [3171]  (0 ns)
	'shl' operation ('shl_ln203_272', firmware/nnet_utils/nnet_conv2d_large.h:49) [3188]  (1.29 ns)
	'select' operation ('select_ln203_517', firmware/nnet_utils/nnet_conv2d_large.h:49) [3190]  (0 ns)
	'and' operation ('and_ln203_295', firmware/nnet_utils/nnet_conv2d_large.h:49) [3196]  (0 ns)
	'or' operation ('or_ln203_200', firmware/nnet_utils/nnet_conv2d_large.h:49) [3197]  (2.2 ns)
	'select' operation ('select_ln203_519', firmware/nnet_utils/nnet_conv2d_large.h:49) [3207]  (0 ns)
	'lshr' operation ('lshr_ln203_222', firmware/nnet_utils/nnet_conv2d_large.h:49) [3212]  (2.2 ns)
	'and' operation ('and_ln203_296', firmware/nnet_utils/nnet_conv2d_large.h:49) [3214]  (0 ns)
	'shl' operation ('shl_ln203_274', firmware/nnet_utils/nnet_conv2d_large.h:49) [3231]  (1.29 ns)
	'select' operation ('select_ln203_524', firmware/nnet_utils/nnet_conv2d_large.h:49) [3233]  (0 ns)
	'and' operation ('and_ln203_299', firmware/nnet_utils/nnet_conv2d_large.h:49) [3239]  (0 ns)
	'or' operation ('or_ln203_201', firmware/nnet_utils/nnet_conv2d_large.h:49) [3240]  (2.2 ns)
	'select' operation ('select_ln203_526', firmware/nnet_utils/nnet_conv2d_large.h:49) [3250]  (0 ns)
	'lshr' operation ('lshr_ln203_225', firmware/nnet_utils/nnet_conv2d_large.h:49) [3255]  (2.2 ns)
	'and' operation ('and_ln203_300', firmware/nnet_utils/nnet_conv2d_large.h:49) [3257]  (0 ns)
	'shl' operation ('shl_ln203_276', firmware/nnet_utils/nnet_conv2d_large.h:49) [3274]  (1.29 ns)
	'select' operation ('select_ln203_531', firmware/nnet_utils/nnet_conv2d_large.h:49) [3276]  (0 ns)
	'and' operation ('and_ln203_303', firmware/nnet_utils/nnet_conv2d_large.h:49) [3282]  (0 ns)
	'or' operation ('or_ln203_202', firmware/nnet_utils/nnet_conv2d_large.h:49) [3283]  (2.2 ns)
	'select' operation ('select_ln203_533', firmware/nnet_utils/nnet_conv2d_large.h:49) [3293]  (0 ns)
	'lshr' operation ('lshr_ln203_228', firmware/nnet_utils/nnet_conv2d_large.h:49) [3298]  (2.2 ns)
	'and' operation ('and_ln203_304', firmware/nnet_utils/nnet_conv2d_large.h:49) [3300]  (0 ns)
	'shl' operation ('shl_ln203_278', firmware/nnet_utils/nnet_conv2d_large.h:49) [3317]  (1.29 ns)
	'select' operation ('select_ln203_538', firmware/nnet_utils/nnet_conv2d_large.h:49) [3319]  (0 ns)
	'and' operation ('and_ln203_307', firmware/nnet_utils/nnet_conv2d_large.h:49) [3325]  (0 ns)
	'or' operation ('or_ln203_203', firmware/nnet_utils/nnet_conv2d_large.h:49) [3326]  (2.2 ns)
	'select' operation ('select_ln203_540', firmware/nnet_utils/nnet_conv2d_large.h:49) [3336]  (0 ns)
	'lshr' operation ('lshr_ln203_231', firmware/nnet_utils/nnet_conv2d_large.h:49) [3341]  (2.2 ns)
	'and' operation ('and_ln203_308', firmware/nnet_utils/nnet_conv2d_large.h:49) [3343]  (0 ns)
	'shl' operation ('shl_ln203_280', firmware/nnet_utils/nnet_conv2d_large.h:49) [3360]  (1.29 ns)
	'select' operation ('select_ln203_545', firmware/nnet_utils/nnet_conv2d_large.h:49) [3362]  (0 ns)
	'and' operation ('and_ln203_311', firmware/nnet_utils/nnet_conv2d_large.h:49) [3368]  (0 ns)
	'or' operation ('or_ln203_204', firmware/nnet_utils/nnet_conv2d_large.h:49) [3369]  (2.2 ns)
	'select' operation ('select_ln203_547', firmware/nnet_utils/nnet_conv2d_large.h:49) [3379]  (0 ns)
	'lshr' operation ('lshr_ln203_234', firmware/nnet_utils/nnet_conv2d_large.h:49) [3384]  (2.2 ns)
	'and' operation ('and_ln203_312', firmware/nnet_utils/nnet_conv2d_large.h:49) [3386]  (0 ns)
	'shl' operation ('shl_ln203_282', firmware/nnet_utils/nnet_conv2d_large.h:49) [3403]  (1.29 ns)
	'select' operation ('select_ln203_552', firmware/nnet_utils/nnet_conv2d_large.h:49) [3405]  (0 ns)
	'and' operation ('and_ln203_315', firmware/nnet_utils/nnet_conv2d_large.h:49) [3411]  (0 ns)
	'or' operation ('or_ln203_205', firmware/nnet_utils/nnet_conv2d_large.h:49) [3412]  (2.2 ns)
	'select' operation ('select_ln203_554', firmware/nnet_utils/nnet_conv2d_large.h:49) [3422]  (0 ns)
	'lshr' operation ('lshr_ln203_237', firmware/nnet_utils/nnet_conv2d_large.h:49) [3427]  (2.2 ns)
	'and' operation ('and_ln203_316', firmware/nnet_utils/nnet_conv2d_large.h:49) [3429]  (0 ns)
	'shl' operation ('shl_ln203_284', firmware/nnet_utils/nnet_conv2d_large.h:49) [3446]  (1.29 ns)
	'select' operation ('select_ln203_559', firmware/nnet_utils/nnet_conv2d_large.h:49) [3448]  (0 ns)
	'and' operation ('and_ln203_319', firmware/nnet_utils/nnet_conv2d_large.h:49) [3454]  (0 ns)
	'or' operation ('or_ln203_206', firmware/nnet_utils/nnet_conv2d_large.h:49) [3455]  (2.2 ns)
	'select' operation ('select_ln203_561', firmware/nnet_utils/nnet_conv2d_large.h:49) [3465]  (0 ns)
	'lshr' operation ('lshr_ln203_240', firmware/nnet_utils/nnet_conv2d_large.h:49) [3470]  (2.2 ns)
	'and' operation ('and_ln203_320', firmware/nnet_utils/nnet_conv2d_large.h:49) [3472]  (0 ns)
	'shl' operation ('shl_ln203_286', firmware/nnet_utils/nnet_conv2d_large.h:49) [3489]  (1.29 ns)
	'select' operation ('select_ln203_566', firmware/nnet_utils/nnet_conv2d_large.h:49) [3491]  (0 ns)
	'and' operation ('and_ln203_323', firmware/nnet_utils/nnet_conv2d_large.h:49) [3497]  (0 ns)
	'or' operation ('or_ln203_207', firmware/nnet_utils/nnet_conv2d_large.h:49) [3498]  (2.2 ns)
	'select' operation ('select_ln203_568', firmware/nnet_utils/nnet_conv2d_large.h:49) [3508]  (0 ns)
	'lshr' operation ('lshr_ln203_243', firmware/nnet_utils/nnet_conv2d_large.h:49) [3513]  (2.2 ns)
	'and' operation ('and_ln203_324', firmware/nnet_utils/nnet_conv2d_large.h:49) [3515]  (0 ns)
	'shl' operation ('shl_ln203_288', firmware/nnet_utils/nnet_conv2d_large.h:49) [3532]  (1.29 ns)
	'select' operation ('select_ln203_573', firmware/nnet_utils/nnet_conv2d_large.h:49) [3534]  (0 ns)
	'and' operation ('and_ln203_327', firmware/nnet_utils/nnet_conv2d_large.h:49) [3540]  (0 ns)
	'or' operation ('or_ln203_208', firmware/nnet_utils/nnet_conv2d_large.h:49) [3541]  (2.2 ns)
	'select' operation ('select_ln203_575', firmware/nnet_utils/nnet_conv2d_large.h:49) [3551]  (0 ns)
	'lshr' operation ('lshr_ln203_246', firmware/nnet_utils/nnet_conv2d_large.h:49) [3556]  (2.2 ns)
	'and' operation ('and_ln203_328', firmware/nnet_utils/nnet_conv2d_large.h:49) [3558]  (0 ns)
	'shl' operation ('shl_ln203_290', firmware/nnet_utils/nnet_conv2d_large.h:49) [3575]  (1.29 ns)
	'select' operation ('select_ln203_580', firmware/nnet_utils/nnet_conv2d_large.h:49) [3577]  (0 ns)
	'and' operation ('and_ln203_331', firmware/nnet_utils/nnet_conv2d_large.h:49) [3583]  (0 ns)
	'or' operation ('or_ln203_209', firmware/nnet_utils/nnet_conv2d_large.h:49) [3584]  (2.2 ns)
	'select' operation ('select_ln203_582', firmware/nnet_utils/nnet_conv2d_large.h:49) [3594]  (0 ns)
	'lshr' operation ('lshr_ln203_249', firmware/nnet_utils/nnet_conv2d_large.h:49) [3599]  (2.2 ns)
	'and' operation ('and_ln203_332', firmware/nnet_utils/nnet_conv2d_large.h:49) [3601]  (0 ns)
	'shl' operation ('shl_ln203_292', firmware/nnet_utils/nnet_conv2d_large.h:49) [3618]  (1.29 ns)
	'select' operation ('select_ln203_587', firmware/nnet_utils/nnet_conv2d_large.h:49) [3620]  (0 ns)
	'and' operation ('and_ln203_335', firmware/nnet_utils/nnet_conv2d_large.h:49) [3626]  (0 ns)
	'or' operation ('or_ln203_210', firmware/nnet_utils/nnet_conv2d_large.h:49) [3627]  (2.2 ns)
	'select' operation ('select_ln203_589', firmware/nnet_utils/nnet_conv2d_large.h:49) [3637]  (0 ns)
	'lshr' operation ('lshr_ln203_252', firmware/nnet_utils/nnet_conv2d_large.h:49) [3642]  (2.2 ns)
	'and' operation ('and_ln203_336', firmware/nnet_utils/nnet_conv2d_large.h:49) [3644]  (0 ns)
	'shl' operation ('shl_ln203_294', firmware/nnet_utils/nnet_conv2d_large.h:49) [3661]  (1.29 ns)
	'select' operation ('select_ln203_594', firmware/nnet_utils/nnet_conv2d_large.h:49) [3663]  (0 ns)
	'and' operation ('and_ln203_339', firmware/nnet_utils/nnet_conv2d_large.h:49) [3669]  (0 ns)
	'or' operation ('or_ln203_211', firmware/nnet_utils/nnet_conv2d_large.h:49) [3670]  (2.2 ns)
	'select' operation ('select_ln203_596', firmware/nnet_utils/nnet_conv2d_large.h:49) [3680]  (0 ns)
	'lshr' operation ('lshr_ln203_255', firmware/nnet_utils/nnet_conv2d_large.h:49) [3685]  (2.2 ns)
	'and' operation ('and_ln203_340', firmware/nnet_utils/nnet_conv2d_large.h:49) [3687]  (0 ns)
	'shl' operation ('shl_ln203_296', firmware/nnet_utils/nnet_conv2d_large.h:49) [3704]  (1.29 ns)
	'select' operation ('select_ln203_601', firmware/nnet_utils/nnet_conv2d_large.h:49) [3706]  (0 ns)
	'and' operation ('and_ln203_343', firmware/nnet_utils/nnet_conv2d_large.h:49) [3712]  (0 ns)
	'or' operation ('or_ln203_212', firmware/nnet_utils/nnet_conv2d_large.h:49) [3713]  (2.2 ns)
	'select' operation ('select_ln203_603', firmware/nnet_utils/nnet_conv2d_large.h:49) [3723]  (0 ns)
	'lshr' operation ('lshr_ln203_258', firmware/nnet_utils/nnet_conv2d_large.h:49) [3728]  (2.2 ns)
	'and' operation ('and_ln203_344', firmware/nnet_utils/nnet_conv2d_large.h:49) [3730]  (0 ns)
	'shl' operation ('shl_ln203_298', firmware/nnet_utils/nnet_conv2d_large.h:49) [3747]  (1.29 ns)
	'select' operation ('select_ln203_608', firmware/nnet_utils/nnet_conv2d_large.h:49) [3749]  (0 ns)
	'and' operation ('and_ln203_347', firmware/nnet_utils/nnet_conv2d_large.h:49) [3755]  (0 ns)
	'or' operation ('or_ln203_213', firmware/nnet_utils/nnet_conv2d_large.h:49) [3756]  (2.2 ns)
	'select' operation ('select_ln203_610', firmware/nnet_utils/nnet_conv2d_large.h:49) [3766]  (0 ns)
	'lshr' operation ('lshr_ln203_261', firmware/nnet_utils/nnet_conv2d_large.h:49) [3771]  (2.2 ns)
	'and' operation ('and_ln203_348', firmware/nnet_utils/nnet_conv2d_large.h:49) [3773]  (0 ns)
	'shl' operation ('shl_ln203_300', firmware/nnet_utils/nnet_conv2d_large.h:49) [3790]  (1.29 ns)
	'select' operation ('select_ln203_615', firmware/nnet_utils/nnet_conv2d_large.h:49) [3792]  (0 ns)
	'and' operation ('and_ln203_351', firmware/nnet_utils/nnet_conv2d_large.h:49) [3798]  (0 ns)
	'or' operation ('or_ln203_214', firmware/nnet_utils/nnet_conv2d_large.h:49) [3799]  (2.2 ns)
	'select' operation ('select_ln203_617', firmware/nnet_utils/nnet_conv2d_large.h:49) [3809]  (0 ns)
	'lshr' operation ('lshr_ln203_264', firmware/nnet_utils/nnet_conv2d_large.h:49) [3814]  (2.2 ns)
	'and' operation ('and_ln203_352', firmware/nnet_utils/nnet_conv2d_large.h:49) [3816]  (0 ns)
	'shl' operation ('shl_ln203_302', firmware/nnet_utils/nnet_conv2d_large.h:49) [3833]  (1.29 ns)
	'select' operation ('select_ln203_622', firmware/nnet_utils/nnet_conv2d_large.h:49) [3835]  (0 ns)
	'and' operation ('and_ln203_355', firmware/nnet_utils/nnet_conv2d_large.h:49) [3841]  (0 ns)
	'or' operation ('or_ln203_215', firmware/nnet_utils/nnet_conv2d_large.h:49) [3842]  (2.2 ns)
	'select' operation ('select_ln203_624', firmware/nnet_utils/nnet_conv2d_large.h:49) [3852]  (0 ns)
	'lshr' operation ('lshr_ln203_267', firmware/nnet_utils/nnet_conv2d_large.h:49) [3857]  (2.2 ns)
	'and' operation ('and_ln203_356', firmware/nnet_utils/nnet_conv2d_large.h:49) [3859]  (0 ns)
	'shl' operation ('shl_ln203_304', firmware/nnet_utils/nnet_conv2d_large.h:49) [3876]  (1.29 ns)
	'select' operation ('select_ln203_629', firmware/nnet_utils/nnet_conv2d_large.h:49) [3878]  (0 ns)
	'and' operation ('and_ln203_359', firmware/nnet_utils/nnet_conv2d_large.h:49) [3884]  (0 ns)
	'or' operation ('or_ln203_216', firmware/nnet_utils/nnet_conv2d_large.h:49) [3885]  (2.2 ns)
	'select' operation ('select_ln203_631', firmware/nnet_utils/nnet_conv2d_large.h:49) [3895]  (0 ns)
	'lshr' operation ('lshr_ln203_270', firmware/nnet_utils/nnet_conv2d_large.h:49) [3900]  (2.2 ns)
	'and' operation ('and_ln203_360', firmware/nnet_utils/nnet_conv2d_large.h:49) [3902]  (0 ns)
	'shl' operation ('shl_ln203_306', firmware/nnet_utils/nnet_conv2d_large.h:49) [3919]  (1.29 ns)
	'select' operation ('select_ln203_636', firmware/nnet_utils/nnet_conv2d_large.h:49) [3921]  (0 ns)
	'and' operation ('and_ln203_363', firmware/nnet_utils/nnet_conv2d_large.h:49) [3927]  (0 ns)
	'or' operation ('or_ln203_217', firmware/nnet_utils/nnet_conv2d_large.h:49) [3928]  (2.2 ns)
	'select' operation ('select_ln203_638', firmware/nnet_utils/nnet_conv2d_large.h:49) [3938]  (0 ns)
	'lshr' operation ('lshr_ln203_273', firmware/nnet_utils/nnet_conv2d_large.h:49) [3943]  (2.2 ns)
	'and' operation ('and_ln203_364', firmware/nnet_utils/nnet_conv2d_large.h:49) [3945]  (0 ns)
	'shl' operation ('shl_ln203_308', firmware/nnet_utils/nnet_conv2d_large.h:49) [3962]  (1.29 ns)
	'select' operation ('select_ln203_643', firmware/nnet_utils/nnet_conv2d_large.h:49) [3964]  (0 ns)
	'and' operation ('and_ln203_367', firmware/nnet_utils/nnet_conv2d_large.h:49) [3970]  (0 ns)
	'or' operation ('or_ln203_218', firmware/nnet_utils/nnet_conv2d_large.h:49) [3971]  (2.2 ns)
	'select' operation ('select_ln203_645', firmware/nnet_utils/nnet_conv2d_large.h:49) [3981]  (0 ns)
	'lshr' operation ('lshr_ln203_276', firmware/nnet_utils/nnet_conv2d_large.h:49) [3986]  (2.2 ns)
	'and' operation ('and_ln203_368', firmware/nnet_utils/nnet_conv2d_large.h:49) [3988]  (0 ns)
	'shl' operation ('shl_ln203_310', firmware/nnet_utils/nnet_conv2d_large.h:49) [4005]  (1.29 ns)
	'select' operation ('select_ln203_650', firmware/nnet_utils/nnet_conv2d_large.h:49) [4007]  (0 ns)
	'and' operation ('and_ln203_371', firmware/nnet_utils/nnet_conv2d_large.h:49) [4013]  (0 ns)
	'or' operation ('or_ln203_219', firmware/nnet_utils/nnet_conv2d_large.h:49) [4014]  (2.2 ns)
	'select' operation ('select_ln203_652', firmware/nnet_utils/nnet_conv2d_large.h:49) [4024]  (0 ns)
	'lshr' operation ('lshr_ln203_279', firmware/nnet_utils/nnet_conv2d_large.h:49) [4029]  (2.2 ns)
	'and' operation ('and_ln203_372', firmware/nnet_utils/nnet_conv2d_large.h:49) [4031]  (0 ns)
	'shl' operation ('shl_ln203_312', firmware/nnet_utils/nnet_conv2d_large.h:49) [4048]  (1.29 ns)
	'select' operation ('select_ln203_657', firmware/nnet_utils/nnet_conv2d_large.h:49) [4050]  (0 ns)
	'and' operation ('and_ln203_375', firmware/nnet_utils/nnet_conv2d_large.h:49) [4056]  (0 ns)
	'or' operation ('or_ln203_220', firmware/nnet_utils/nnet_conv2d_large.h:49) [4057]  (2.2 ns)
	'select' operation ('select_ln203_659', firmware/nnet_utils/nnet_conv2d_large.h:49) [4067]  (0 ns)
	'lshr' operation ('lshr_ln203_282', firmware/nnet_utils/nnet_conv2d_large.h:49) [4072]  (2.2 ns)
	'and' operation ('and_ln203_376', firmware/nnet_utils/nnet_conv2d_large.h:49) [4074]  (0 ns)
	'shl' operation ('shl_ln203_314', firmware/nnet_utils/nnet_conv2d_large.h:49) [4091]  (1.29 ns)
	'select' operation ('select_ln203_664', firmware/nnet_utils/nnet_conv2d_large.h:49) [4093]  (0 ns)
	'and' operation ('and_ln203_379', firmware/nnet_utils/nnet_conv2d_large.h:49) [4099]  (0 ns)
	'or' operation ('or_ln203_221', firmware/nnet_utils/nnet_conv2d_large.h:49) [4100]  (2.2 ns)
	'select' operation ('select_ln203_666', firmware/nnet_utils/nnet_conv2d_large.h:49) [4110]  (0 ns)
	'lshr' operation ('lshr_ln203_285', firmware/nnet_utils/nnet_conv2d_large.h:49) [4115]  (2.2 ns)
	'and' operation ('and_ln203_380', firmware/nnet_utils/nnet_conv2d_large.h:49) [4117]  (0 ns)
	'shl' operation ('shl_ln203_316', firmware/nnet_utils/nnet_conv2d_large.h:49) [4134]  (1.29 ns)
	'select' operation ('select_ln203_671', firmware/nnet_utils/nnet_conv2d_large.h:49) [4136]  (0 ns)
	'and' operation ('and_ln203_383', firmware/nnet_utils/nnet_conv2d_large.h:49) [4142]  (0 ns)
	'or' operation ('or_ln203_222', firmware/nnet_utils/nnet_conv2d_large.h:49) [4143]  (2.2 ns)
	'select' operation ('select_ln203_673', firmware/nnet_utils/nnet_conv2d_large.h:49) [4153]  (0 ns)
	'lshr' operation ('lshr_ln203_288', firmware/nnet_utils/nnet_conv2d_large.h:49) [4158]  (2.2 ns)
	'and' operation ('and_ln203_384', firmware/nnet_utils/nnet_conv2d_large.h:49) [4160]  (0 ns)
	'shl' operation ('shl_ln203_318', firmware/nnet_utils/nnet_conv2d_large.h:49) [4177]  (1.29 ns)
	'select' operation ('select_ln203_678', firmware/nnet_utils/nnet_conv2d_large.h:49) [4179]  (0 ns)
	'and' operation ('and_ln203_387', firmware/nnet_utils/nnet_conv2d_large.h:49) [4185]  (0 ns)
	'or' operation ('or_ln203_223', firmware/nnet_utils/nnet_conv2d_large.h:49) [4186]  (2.2 ns)
	'select' operation ('select_ln203_680', firmware/nnet_utils/nnet_conv2d_large.h:49) [4196]  (0 ns)
	'lshr' operation ('lshr_ln203_291', firmware/nnet_utils/nnet_conv2d_large.h:49) [4201]  (2.2 ns)
	'and' operation ('and_ln203_388', firmware/nnet_utils/nnet_conv2d_large.h:49) [4203]  (0 ns)
	'shl' operation ('shl_ln203_320', firmware/nnet_utils/nnet_conv2d_large.h:49) [4220]  (1.29 ns)
	'select' operation ('select_ln203_685', firmware/nnet_utils/nnet_conv2d_large.h:49) [4222]  (0 ns)
	'and' operation ('and_ln203_391', firmware/nnet_utils/nnet_conv2d_large.h:49) [4228]  (0 ns)
	'or' operation ('or_ln203_224', firmware/nnet_utils/nnet_conv2d_large.h:49) [4229]  (2.2 ns)
	'select' operation ('select_ln203_687', firmware/nnet_utils/nnet_conv2d_large.h:49) [4239]  (0 ns)
	'lshr' operation ('lshr_ln203_294', firmware/nnet_utils/nnet_conv2d_large.h:49) [4244]  (2.2 ns)
	'and' operation ('and_ln203_392', firmware/nnet_utils/nnet_conv2d_large.h:49) [4246]  (0 ns)
	'shl' operation ('shl_ln203_322', firmware/nnet_utils/nnet_conv2d_large.h:49) [4263]  (1.29 ns)
	'select' operation ('select_ln203_692', firmware/nnet_utils/nnet_conv2d_large.h:49) [4265]  (0 ns)
	'and' operation ('and_ln203_395', firmware/nnet_utils/nnet_conv2d_large.h:49) [4271]  (0 ns)
	'or' operation ('or_ln203_225', firmware/nnet_utils/nnet_conv2d_large.h:49) [4272]  (2.2 ns)
	'select' operation ('select_ln203_694', firmware/nnet_utils/nnet_conv2d_large.h:49) [4282]  (0 ns)
	'lshr' operation ('lshr_ln203_297', firmware/nnet_utils/nnet_conv2d_large.h:49) [4287]  (2.2 ns)
	'and' operation ('and_ln203_396', firmware/nnet_utils/nnet_conv2d_large.h:49) [4289]  (0 ns)
	'shl' operation ('shl_ln203_324', firmware/nnet_utils/nnet_conv2d_large.h:49) [4306]  (1.29 ns)
	'select' operation ('select_ln203_699', firmware/nnet_utils/nnet_conv2d_large.h:49) [4308]  (0 ns)
	'and' operation ('and_ln203_399', firmware/nnet_utils/nnet_conv2d_large.h:49) [4314]  (0 ns)
	'or' operation ('or_ln203_226', firmware/nnet_utils/nnet_conv2d_large.h:49) [4315]  (2.2 ns)
	'select' operation ('select_ln203_701', firmware/nnet_utils/nnet_conv2d_large.h:49) [4325]  (0 ns)
	'lshr' operation ('lshr_ln203_300', firmware/nnet_utils/nnet_conv2d_large.h:49) [4330]  (2.2 ns)
	'and' operation ('and_ln203_400', firmware/nnet_utils/nnet_conv2d_large.h:49) [4332]  (0 ns)
	'shl' operation ('shl_ln203_326', firmware/nnet_utils/nnet_conv2d_large.h:49) [4349]  (1.29 ns)
	'select' operation ('select_ln203_706', firmware/nnet_utils/nnet_conv2d_large.h:49) [4351]  (0 ns)
	'and' operation ('and_ln203_403', firmware/nnet_utils/nnet_conv2d_large.h:49) [4357]  (0 ns)
	'or' operation ('or_ln203_227', firmware/nnet_utils/nnet_conv2d_large.h:49) [4358]  (2.2 ns)
	'select' operation ('select_ln203_708', firmware/nnet_utils/nnet_conv2d_large.h:49) [4368]  (0 ns)
	'lshr' operation ('lshr_ln203_303', firmware/nnet_utils/nnet_conv2d_large.h:49) [4373]  (2.2 ns)
	'and' operation ('and_ln203_404', firmware/nnet_utils/nnet_conv2d_large.h:49) [4375]  (0 ns)
	'shl' operation ('shl_ln203_328', firmware/nnet_utils/nnet_conv2d_large.h:49) [4392]  (1.29 ns)
	'select' operation ('select_ln203_713', firmware/nnet_utils/nnet_conv2d_large.h:49) [4394]  (0 ns)
	'and' operation ('and_ln203_407', firmware/nnet_utils/nnet_conv2d_large.h:49) [4400]  (0 ns)
	'or' operation ('or_ln203_228', firmware/nnet_utils/nnet_conv2d_large.h:49) [4401]  (2.2 ns)
	'select' operation ('select_ln203_715', firmware/nnet_utils/nnet_conv2d_large.h:49) [4411]  (0 ns)
	'lshr' operation ('lshr_ln203_306', firmware/nnet_utils/nnet_conv2d_large.h:49) [4416]  (2.2 ns)
	'and' operation ('and_ln203_408', firmware/nnet_utils/nnet_conv2d_large.h:49) [4418]  (0 ns)
	'shl' operation ('shl_ln203_330', firmware/nnet_utils/nnet_conv2d_large.h:49) [4435]  (1.29 ns)
	'select' operation ('select_ln203_720', firmware/nnet_utils/nnet_conv2d_large.h:49) [4437]  (0 ns)
	'and' operation ('and_ln203_411', firmware/nnet_utils/nnet_conv2d_large.h:49) [4443]  (0 ns)
	'or' operation ('or_ln203_229', firmware/nnet_utils/nnet_conv2d_large.h:49) [4444]  (2.2 ns)
	'select' operation ('select_ln203_722', firmware/nnet_utils/nnet_conv2d_large.h:49) [4454]  (0 ns)
	'lshr' operation ('lshr_ln203_309', firmware/nnet_utils/nnet_conv2d_large.h:49) [4459]  (2.2 ns)
	'and' operation ('and_ln203_412', firmware/nnet_utils/nnet_conv2d_large.h:49) [4461]  (0 ns)
	'shl' operation ('shl_ln203_332', firmware/nnet_utils/nnet_conv2d_large.h:49) [4478]  (1.29 ns)
	'select' operation ('select_ln203_727', firmware/nnet_utils/nnet_conv2d_large.h:49) [4480]  (0 ns)
	'and' operation ('and_ln203_415', firmware/nnet_utils/nnet_conv2d_large.h:49) [4486]  (0 ns)
	'or' operation ('or_ln203_230', firmware/nnet_utils/nnet_conv2d_large.h:49) [4487]  (2.2 ns)
	'select' operation ('select_ln203_729', firmware/nnet_utils/nnet_conv2d_large.h:49) [4497]  (0 ns)
	'lshr' operation ('lshr_ln203_312', firmware/nnet_utils/nnet_conv2d_large.h:49) [4502]  (2.2 ns)
	'and' operation ('and_ln203_416', firmware/nnet_utils/nnet_conv2d_large.h:49) [4504]  (0 ns)
	'shl' operation ('shl_ln203_334', firmware/nnet_utils/nnet_conv2d_large.h:49) [4521]  (1.29 ns)
	'select' operation ('select_ln203_734', firmware/nnet_utils/nnet_conv2d_large.h:49) [4523]  (0 ns)
	'and' operation ('and_ln203_419', firmware/nnet_utils/nnet_conv2d_large.h:49) [4529]  (0 ns)
	'or' operation ('or_ln203_231', firmware/nnet_utils/nnet_conv2d_large.h:49) [4530]  (2.2 ns)
	'select' operation ('select_ln203_736', firmware/nnet_utils/nnet_conv2d_large.h:49) [4540]  (0 ns)
	'lshr' operation ('lshr_ln203_315', firmware/nnet_utils/nnet_conv2d_large.h:49) [4545]  (2.2 ns)
	'and' operation ('and_ln203_420', firmware/nnet_utils/nnet_conv2d_large.h:49) [4547]  (0 ns)
	'shl' operation ('shl_ln203_336', firmware/nnet_utils/nnet_conv2d_large.h:49) [4564]  (1.29 ns)
	'select' operation ('select_ln203_741', firmware/nnet_utils/nnet_conv2d_large.h:49) [4566]  (0 ns)
	'and' operation ('and_ln203_423', firmware/nnet_utils/nnet_conv2d_large.h:49) [4572]  (0 ns)
	'or' operation ('or_ln203_232', firmware/nnet_utils/nnet_conv2d_large.h:49) [4573]  (2.2 ns)
	'select' operation ('select_ln203_743', firmware/nnet_utils/nnet_conv2d_large.h:49) [4583]  (0 ns)
	'lshr' operation ('lshr_ln203_318', firmware/nnet_utils/nnet_conv2d_large.h:49) [4588]  (2.2 ns)
	'and' operation ('and_ln203_424', firmware/nnet_utils/nnet_conv2d_large.h:49) [4590]  (0 ns)
	'shl' operation ('shl_ln203_338', firmware/nnet_utils/nnet_conv2d_large.h:49) [4607]  (1.29 ns)
	'select' operation ('select_ln203_748', firmware/nnet_utils/nnet_conv2d_large.h:49) [4609]  (0 ns)
	'and' operation ('and_ln203_427', firmware/nnet_utils/nnet_conv2d_large.h:49) [4615]  (0 ns)
	'or' operation ('or_ln203_233', firmware/nnet_utils/nnet_conv2d_large.h:49) [4616]  (2.2 ns)
	'select' operation ('select_ln203_750', firmware/nnet_utils/nnet_conv2d_large.h:49) [4626]  (0 ns)
	'lshr' operation ('lshr_ln203_321', firmware/nnet_utils/nnet_conv2d_large.h:49) [4631]  (2.2 ns)
	'and' operation ('and_ln203_428', firmware/nnet_utils/nnet_conv2d_large.h:49) [4633]  (0 ns)
	'shl' operation ('shl_ln203_340', firmware/nnet_utils/nnet_conv2d_large.h:49) [4650]  (1.29 ns)
	'select' operation ('select_ln203_755', firmware/nnet_utils/nnet_conv2d_large.h:49) [4652]  (0 ns)
	'and' operation ('and_ln203_431', firmware/nnet_utils/nnet_conv2d_large.h:49) [4658]  (0 ns)
	'or' operation ('or_ln203_234', firmware/nnet_utils/nnet_conv2d_large.h:49) [4659]  (2.2 ns)
	'select' operation ('select_ln203_757', firmware/nnet_utils/nnet_conv2d_large.h:49) [4669]  (0 ns)
	'lshr' operation ('lshr_ln203_324', firmware/nnet_utils/nnet_conv2d_large.h:49) [4674]  (2.2 ns)
	'and' operation ('and_ln203_432', firmware/nnet_utils/nnet_conv2d_large.h:49) [4676]  (0 ns)
	'shl' operation ('shl_ln203_342', firmware/nnet_utils/nnet_conv2d_large.h:49) [4693]  (1.29 ns)
	'select' operation ('select_ln203_762', firmware/nnet_utils/nnet_conv2d_large.h:49) [4695]  (0 ns)
	'and' operation ('and_ln203_435', firmware/nnet_utils/nnet_conv2d_large.h:49) [4701]  (0 ns)
	'or' operation ('or_ln203_235', firmware/nnet_utils/nnet_conv2d_large.h:49) [4702]  (2.2 ns)
	'select' operation ('select_ln203_764', firmware/nnet_utils/nnet_conv2d_large.h:49) [4712]  (0 ns)
	'lshr' operation ('lshr_ln203_327', firmware/nnet_utils/nnet_conv2d_large.h:49) [4717]  (2.2 ns)
	'and' operation ('and_ln203_436', firmware/nnet_utils/nnet_conv2d_large.h:49) [4719]  (0 ns)
	'shl' operation ('shl_ln203_344', firmware/nnet_utils/nnet_conv2d_large.h:49) [4736]  (1.29 ns)
	'select' operation ('select_ln203_769', firmware/nnet_utils/nnet_conv2d_large.h:49) [4738]  (0 ns)
	'and' operation ('and_ln203_439', firmware/nnet_utils/nnet_conv2d_large.h:49) [4744]  (0 ns)
	'or' operation ('or_ln203_236', firmware/nnet_utils/nnet_conv2d_large.h:49) [4745]  (2.2 ns)
	'select' operation ('select_ln203_771', firmware/nnet_utils/nnet_conv2d_large.h:49) [4755]  (0 ns)
	'lshr' operation ('lshr_ln203_330', firmware/nnet_utils/nnet_conv2d_large.h:49) [4760]  (2.2 ns)
	'and' operation ('and_ln203_440', firmware/nnet_utils/nnet_conv2d_large.h:49) [4762]  (0 ns)
	'shl' operation ('shl_ln203_346', firmware/nnet_utils/nnet_conv2d_large.h:49) [4779]  (1.29 ns)
	'select' operation ('select_ln203_776', firmware/nnet_utils/nnet_conv2d_large.h:49) [4781]  (0 ns)
	'and' operation ('and_ln203_443', firmware/nnet_utils/nnet_conv2d_large.h:49) [4787]  (0 ns)
	'or' operation ('or_ln203_237', firmware/nnet_utils/nnet_conv2d_large.h:49) [4788]  (2.2 ns)
	'select' operation ('select_ln203_778', firmware/nnet_utils/nnet_conv2d_large.h:49) [4798]  (0 ns)
	'lshr' operation ('lshr_ln203_333', firmware/nnet_utils/nnet_conv2d_large.h:49) [4803]  (2.2 ns)
	'and' operation ('and_ln203_444', firmware/nnet_utils/nnet_conv2d_large.h:49) [4805]  (0 ns)
	'shl' operation ('shl_ln203_348', firmware/nnet_utils/nnet_conv2d_large.h:49) [4822]  (1.29 ns)
	'select' operation ('select_ln203_783', firmware/nnet_utils/nnet_conv2d_large.h:49) [4824]  (0 ns)
	'and' operation ('and_ln203_447', firmware/nnet_utils/nnet_conv2d_large.h:49) [4830]  (0 ns)
	'or' operation ('or_ln203_238', firmware/nnet_utils/nnet_conv2d_large.h:49) [4831]  (2.2 ns)
	'select' operation ('select_ln203_785', firmware/nnet_utils/nnet_conv2d_large.h:49) [4841]  (0 ns)
	'lshr' operation ('lshr_ln203_336', firmware/nnet_utils/nnet_conv2d_large.h:49) [4846]  (2.2 ns)
	'and' operation ('and_ln203_448', firmware/nnet_utils/nnet_conv2d_large.h:49) [4848]  (0 ns)
	'shl' operation ('shl_ln203_350', firmware/nnet_utils/nnet_conv2d_large.h:49) [4865]  (1.29 ns)
	'select' operation ('select_ln203_790', firmware/nnet_utils/nnet_conv2d_large.h:49) [4867]  (0 ns)
	'and' operation ('and_ln203_451', firmware/nnet_utils/nnet_conv2d_large.h:49) [4873]  (0 ns)
	'or' operation ('or_ln203_239', firmware/nnet_utils/nnet_conv2d_large.h:49) [4874]  (2.2 ns)
	'select' operation ('select_ln203_792', firmware/nnet_utils/nnet_conv2d_large.h:49) [4884]  (0 ns)
	'lshr' operation ('lshr_ln203_339', firmware/nnet_utils/nnet_conv2d_large.h:49) [4889]  (2.2 ns)
	'and' operation ('and_ln203_452', firmware/nnet_utils/nnet_conv2d_large.h:49) [4891]  (0 ns)
	'shl' operation ('shl_ln203_352', firmware/nnet_utils/nnet_conv2d_large.h:49) [4908]  (1.29 ns)
	'select' operation ('select_ln203_797', firmware/nnet_utils/nnet_conv2d_large.h:49) [4910]  (0 ns)
	'and' operation ('and_ln203_455', firmware/nnet_utils/nnet_conv2d_large.h:49) [4916]  (0 ns)
	'or' operation ('or_ln203_240', firmware/nnet_utils/nnet_conv2d_large.h:49) [4917]  (2.2 ns)
	'select' operation ('select_ln203_799', firmware/nnet_utils/nnet_conv2d_large.h:49) [4927]  (0 ns)
	'lshr' operation ('lshr_ln203_342', firmware/nnet_utils/nnet_conv2d_large.h:49) [4932]  (2.2 ns)
	'and' operation ('and_ln203_456', firmware/nnet_utils/nnet_conv2d_large.h:49) [4934]  (0 ns)
	'shl' operation ('shl_ln203_354', firmware/nnet_utils/nnet_conv2d_large.h:49) [4951]  (1.29 ns)
	'select' operation ('select_ln203_804', firmware/nnet_utils/nnet_conv2d_large.h:49) [4953]  (0 ns)
	'and' operation ('and_ln203_459', firmware/nnet_utils/nnet_conv2d_large.h:49) [4959]  (0 ns)
	'or' operation ('or_ln203_241', firmware/nnet_utils/nnet_conv2d_large.h:49) [4960]  (2.2 ns)
	'select' operation ('select_ln203_806', firmware/nnet_utils/nnet_conv2d_large.h:49) [4970]  (0 ns)
	'lshr' operation ('lshr_ln203_345', firmware/nnet_utils/nnet_conv2d_large.h:49) [4975]  (2.2 ns)
	'and' operation ('and_ln203_460', firmware/nnet_utils/nnet_conv2d_large.h:49) [4977]  (0 ns)
	'shl' operation ('shl_ln203_356', firmware/nnet_utils/nnet_conv2d_large.h:49) [4994]  (1.29 ns)
	'select' operation ('select_ln203_811', firmware/nnet_utils/nnet_conv2d_large.h:49) [4996]  (0 ns)
	'and' operation ('and_ln203_463', firmware/nnet_utils/nnet_conv2d_large.h:49) [5002]  (0 ns)
	'or' operation ('or_ln203_242', firmware/nnet_utils/nnet_conv2d_large.h:49) [5003]  (2.2 ns)
	'select' operation ('select_ln203_813', firmware/nnet_utils/nnet_conv2d_large.h:49) [5013]  (0 ns)
	'lshr' operation ('lshr_ln203_348', firmware/nnet_utils/nnet_conv2d_large.h:49) [5018]  (2.2 ns)
	'and' operation ('and_ln203_464', firmware/nnet_utils/nnet_conv2d_large.h:49) [5020]  (0 ns)
	'shl' operation ('shl_ln203_358', firmware/nnet_utils/nnet_conv2d_large.h:49) [5037]  (1.29 ns)
	'select' operation ('select_ln203_818', firmware/nnet_utils/nnet_conv2d_large.h:49) [5039]  (0 ns)
	'and' operation ('and_ln203_467', firmware/nnet_utils/nnet_conv2d_large.h:49) [5045]  (0 ns)
	'or' operation ('or_ln203_243', firmware/nnet_utils/nnet_conv2d_large.h:49) [5046]  (2.2 ns)
	'select' operation ('select_ln203_820', firmware/nnet_utils/nnet_conv2d_large.h:49) [5056]  (0 ns)
	'lshr' operation ('lshr_ln203_351', firmware/nnet_utils/nnet_conv2d_large.h:49) [5061]  (2.2 ns)
	'and' operation ('and_ln203_468', firmware/nnet_utils/nnet_conv2d_large.h:49) [5063]  (0 ns)
	'shl' operation ('shl_ln203_360', firmware/nnet_utils/nnet_conv2d_large.h:49) [5080]  (1.29 ns)
	'select' operation ('select_ln203_825', firmware/nnet_utils/nnet_conv2d_large.h:49) [5082]  (0 ns)
	'and' operation ('and_ln203_471', firmware/nnet_utils/nnet_conv2d_large.h:49) [5088]  (0 ns)
	'or' operation ('or_ln203_244', firmware/nnet_utils/nnet_conv2d_large.h:49) [5089]  (2.2 ns)
	'select' operation ('select_ln203_827', firmware/nnet_utils/nnet_conv2d_large.h:49) [5099]  (0 ns)
	'lshr' operation ('lshr_ln203_354', firmware/nnet_utils/nnet_conv2d_large.h:49) [5104]  (2.2 ns)
	'and' operation ('and_ln203_472', firmware/nnet_utils/nnet_conv2d_large.h:49) [5106]  (0 ns)
	'shl' operation ('shl_ln203_362', firmware/nnet_utils/nnet_conv2d_large.h:49) [5123]  (1.29 ns)
	'select' operation ('select_ln203_832', firmware/nnet_utils/nnet_conv2d_large.h:49) [5125]  (0 ns)
	'and' operation ('and_ln203_475', firmware/nnet_utils/nnet_conv2d_large.h:49) [5131]  (0 ns)
	'or' operation ('or_ln203_245', firmware/nnet_utils/nnet_conv2d_large.h:49) [5132]  (2.2 ns)
	'select' operation ('select_ln203_834', firmware/nnet_utils/nnet_conv2d_large.h:49) [5142]  (0 ns)
	'lshr' operation ('lshr_ln203_357', firmware/nnet_utils/nnet_conv2d_large.h:49) [5147]  (2.2 ns)
	'and' operation ('and_ln203_476', firmware/nnet_utils/nnet_conv2d_large.h:49) [5149]  (0 ns)
	'shl' operation ('shl_ln203_364', firmware/nnet_utils/nnet_conv2d_large.h:49) [5166]  (1.29 ns)
	'select' operation ('select_ln203_839', firmware/nnet_utils/nnet_conv2d_large.h:49) [5168]  (0 ns)
	'and' operation ('and_ln203_479', firmware/nnet_utils/nnet_conv2d_large.h:49) [5174]  (0 ns)
	'or' operation ('or_ln203_246', firmware/nnet_utils/nnet_conv2d_large.h:49) [5175]  (2.2 ns)
	'select' operation ('select_ln203_841', firmware/nnet_utils/nnet_conv2d_large.h:49) [5185]  (0 ns)
	'lshr' operation ('lshr_ln203_360', firmware/nnet_utils/nnet_conv2d_large.h:49) [5190]  (2.2 ns)
	'and' operation ('and_ln203_480', firmware/nnet_utils/nnet_conv2d_large.h:49) [5192]  (0 ns)
	'shl' operation ('shl_ln203_366', firmware/nnet_utils/nnet_conv2d_large.h:49) [5209]  (1.29 ns)
	'select' operation ('select_ln203_846', firmware/nnet_utils/nnet_conv2d_large.h:49) [5211]  (0 ns)
	'and' operation ('and_ln203_483', firmware/nnet_utils/nnet_conv2d_large.h:49) [5217]  (0 ns)
	'or' operation ('or_ln203_247', firmware/nnet_utils/nnet_conv2d_large.h:49) [5218]  (2.2 ns)
	'select' operation ('select_ln203_848', firmware/nnet_utils/nnet_conv2d_large.h:49) [5228]  (0 ns)
	'lshr' operation ('lshr_ln203_363', firmware/nnet_utils/nnet_conv2d_large.h:49) [5233]  (2.2 ns)
	'and' operation ('and_ln203_484', firmware/nnet_utils/nnet_conv2d_large.h:49) [5235]  (0 ns)
	'shl' operation ('shl_ln203_368', firmware/nnet_utils/nnet_conv2d_large.h:49) [5252]  (1.29 ns)
	'select' operation ('select_ln203_853', firmware/nnet_utils/nnet_conv2d_large.h:49) [5254]  (0 ns)
	'and' operation ('and_ln203_487', firmware/nnet_utils/nnet_conv2d_large.h:49) [5260]  (0 ns)
	'or' operation ('or_ln203_248', firmware/nnet_utils/nnet_conv2d_large.h:49) [5261]  (2.2 ns)
	'select' operation ('select_ln203_855', firmware/nnet_utils/nnet_conv2d_large.h:49) [5271]  (0 ns)
	'lshr' operation ('lshr_ln203_366', firmware/nnet_utils/nnet_conv2d_large.h:49) [5276]  (2.2 ns)
	'and' operation ('and_ln203_488', firmware/nnet_utils/nnet_conv2d_large.h:49) [5278]  (0 ns)
	'shl' operation ('shl_ln203_370', firmware/nnet_utils/nnet_conv2d_large.h:49) [5295]  (1.29 ns)
	'select' operation ('select_ln203_860', firmware/nnet_utils/nnet_conv2d_large.h:49) [5297]  (0 ns)
	'and' operation ('and_ln203_491', firmware/nnet_utils/nnet_conv2d_large.h:49) [5303]  (0 ns)
	'or' operation ('or_ln203_249', firmware/nnet_utils/nnet_conv2d_large.h:49) [5304]  (2.2 ns)
	'select' operation ('select_ln203_862', firmware/nnet_utils/nnet_conv2d_large.h:49) [5314]  (0 ns)
	'lshr' operation ('lshr_ln203_369', firmware/nnet_utils/nnet_conv2d_large.h:49) [5319]  (2.2 ns)
	'and' operation ('and_ln203_492', firmware/nnet_utils/nnet_conv2d_large.h:49) [5321]  (0 ns)
	'shl' operation ('shl_ln203_372', firmware/nnet_utils/nnet_conv2d_large.h:49) [5338]  (1.29 ns)
	'select' operation ('select_ln203_867', firmware/nnet_utils/nnet_conv2d_large.h:49) [5340]  (0 ns)
	'and' operation ('and_ln203_495', firmware/nnet_utils/nnet_conv2d_large.h:49) [5346]  (0 ns)
	'or' operation ('or_ln203_250', firmware/nnet_utils/nnet_conv2d_large.h:49) [5347]  (2.2 ns)
	'select' operation ('select_ln203_869', firmware/nnet_utils/nnet_conv2d_large.h:49) [5357]  (0 ns)
	'lshr' operation ('lshr_ln203_372', firmware/nnet_utils/nnet_conv2d_large.h:49) [5362]  (2.2 ns)
	'and' operation ('and_ln203_496', firmware/nnet_utils/nnet_conv2d_large.h:49) [5364]  (0 ns)
	'shl' operation ('shl_ln203_374', firmware/nnet_utils/nnet_conv2d_large.h:49) [5381]  (1.29 ns)
	'select' operation ('select_ln203_874', firmware/nnet_utils/nnet_conv2d_large.h:49) [5383]  (0 ns)
	'and' operation ('and_ln203_499', firmware/nnet_utils/nnet_conv2d_large.h:49) [5389]  (0 ns)
	'or' operation ('or_ln203_251', firmware/nnet_utils/nnet_conv2d_large.h:49) [5390]  (2.2 ns)
	'select' operation ('select_ln203_876', firmware/nnet_utils/nnet_conv2d_large.h:49) [5400]  (0 ns)
	'lshr' operation ('lshr_ln203_375', firmware/nnet_utils/nnet_conv2d_large.h:49) [5405]  (2.2 ns)
	'and' operation ('and_ln203_500', firmware/nnet_utils/nnet_conv2d_large.h:49) [5407]  (0 ns)
	'shl' operation ('shl_ln203_376', firmware/nnet_utils/nnet_conv2d_large.h:49) [5424]  (1.29 ns)
	'select' operation ('select_ln203_881', firmware/nnet_utils/nnet_conv2d_large.h:49) [5426]  (0 ns)
	'and' operation ('and_ln203_503', firmware/nnet_utils/nnet_conv2d_large.h:49) [5432]  (0 ns)
	'or' operation ('or_ln203_252', firmware/nnet_utils/nnet_conv2d_large.h:49) [5433]  (2.2 ns)
	'select' operation ('select_ln203_883', firmware/nnet_utils/nnet_conv2d_large.h:49) [5443]  (0 ns)
	'lshr' operation ('lshr_ln203_378', firmware/nnet_utils/nnet_conv2d_large.h:49) [5448]  (2.2 ns)
	'and' operation ('and_ln203_504', firmware/nnet_utils/nnet_conv2d_large.h:49) [5450]  (0 ns)
	'shl' operation ('shl_ln203_378', firmware/nnet_utils/nnet_conv2d_large.h:49) [5467]  (1.29 ns)
	'select' operation ('select_ln203_888', firmware/nnet_utils/nnet_conv2d_large.h:49) [5469]  (0 ns)
	'and' operation ('and_ln203_507', firmware/nnet_utils/nnet_conv2d_large.h:49) [5475]  (0 ns)
	'or' operation ('or_ln203_253', firmware/nnet_utils/nnet_conv2d_large.h:49) [5476]  (2.2 ns)
	'select' operation ('select_ln203_890', firmware/nnet_utils/nnet_conv2d_large.h:49) [5486]  (0 ns)
	'lshr' operation ('lshr_ln203_381', firmware/nnet_utils/nnet_conv2d_large.h:49) [5491]  (2.2 ns)
	'and' operation ('and_ln203_508', firmware/nnet_utils/nnet_conv2d_large.h:49) [5493]  (0 ns)
	'shl' operation ('shl_ln203_380', firmware/nnet_utils/nnet_conv2d_large.h:49) [5510]  (1.29 ns)
	'select' operation ('select_ln203_895', firmware/nnet_utils/nnet_conv2d_large.h:49) [5512]  (0 ns)
	'and' operation ('and_ln203_511', firmware/nnet_utils/nnet_conv2d_large.h:49) [5518]  (0 ns)
	'or' operation ('or_ln203_254', firmware/nnet_utils/nnet_conv2d_large.h:49) [5519]  (2.2 ns)
	'phi' operation ('data_V_0', firmware/nnet_utils/nnet_conv2d_large.h:42) with incoming values : ('data.V', firmware/nnet_utils/nnet_conv2d_large.h:42) ('or_ln203_254', firmware/nnet_utils/nnet_conv2d_large.h:49) [5]  (0 ns)
	'select' operation ('select_ln203_1', firmware/nnet_utils/nnet_conv2d_large.h:49) [26]  (0 ns)
	'lshr' operation ('lshr_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49) [31]  (2.2 ns)
	'and' operation ('and_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49) [33]  (0 ns)
	'shl' operation ('shl_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49) [49]  (1.29 ns)
	'select' operation ('select_ln203_6', firmware/nnet_utils/nnet_conv2d_large.h:49) [51]  (0 ns)
	'and' operation ('and_ln203_3', firmware/nnet_utils/nnet_conv2d_large.h:49) [57]  (0 ns)
	'or' operation ('or_ln203_127', firmware/nnet_utils/nnet_conv2d_large.h:49) [58]  (2.2 ns)
	'select' operation ('select_ln203_8', firmware/nnet_utils/nnet_conv2d_large.h:49) [68]  (0 ns)
	'lshr' operation ('lshr_ln203_3', firmware/nnet_utils/nnet_conv2d_large.h:49) [73]  (2.2 ns)
	'and' operation ('and_ln203_4', firmware/nnet_utils/nnet_conv2d_large.h:49) [75]  (0 ns)
	'shl' operation ('shl_ln203_128', firmware/nnet_utils/nnet_conv2d_large.h:49) [92]  (1.29 ns)
	'select' operation ('select_ln203_13', firmware/nnet_utils/nnet_conv2d_large.h:49) [94]  (0 ns)
	'and' operation ('and_ln203_7', firmware/nnet_utils/nnet_conv2d_large.h:49) [100]  (0 ns)
	'or' operation ('or_ln203_128', firmware/nnet_utils/nnet_conv2d_large.h:49) [101]  (2.2 ns)
	'select' operation ('select_ln203_15', firmware/nnet_utils/nnet_conv2d_large.h:49) [111]  (0 ns)
	'lshr' operation ('lshr_ln203_6', firmware/nnet_utils/nnet_conv2d_large.h:49) [116]  (2.2 ns)
	'and' operation ('and_ln203_8', firmware/nnet_utils/nnet_conv2d_large.h:49) [118]  (0 ns)
	'shl' operation ('shl_ln203_130', firmware/nnet_utils/nnet_conv2d_large.h:49) [135]  (1.29 ns)
	'select' operation ('select_ln203_20', firmware/nnet_utils/nnet_conv2d_large.h:49) [137]  (0 ns)
	'and' operation ('and_ln203_11', firmware/nnet_utils/nnet_conv2d_large.h:49) [143]  (0 ns)
	'or' operation ('or_ln203_129', firmware/nnet_utils/nnet_conv2d_large.h:49) [144]  (2.2 ns)
	'select' operation ('select_ln203_22', firmware/nnet_utils/nnet_conv2d_large.h:49) [154]  (0 ns)
	'lshr' operation ('lshr_ln203_9', firmware/nnet_utils/nnet_conv2d_large.h:49) [159]  (2.2 ns)
	'and' operation ('and_ln203_12', firmware/nnet_utils/nnet_conv2d_large.h:49) [161]  (0 ns)
	'shl' operation ('shl_ln203_132', firmware/nnet_utils/nnet_conv2d_large.h:49) [178]  (1.29 ns)
	'select' operation ('select_ln203_27', firmware/nnet_utils/nnet_conv2d_large.h:49) [180]  (0 ns)
	'and' operation ('and_ln203_15', firmware/nnet_utils/nnet_conv2d_large.h:49) [186]  (0 ns)
	'or' operation ('or_ln203_130', firmware/nnet_utils/nnet_conv2d_large.h:49) [187]  (2.2 ns)
	'select' operation ('select_ln203_29', firmware/nnet_utils/nnet_conv2d_large.h:49) [197]  (0 ns)
	'lshr' operation ('lshr_ln203_12', firmware/nnet_utils/nnet_conv2d_large.h:49) [202]  (2.2 ns)
	'and' operation ('and_ln203_16', firmware/nnet_utils/nnet_conv2d_large.h:49) [204]  (0 ns)
	'shl' operation ('shl_ln203_134', firmware/nnet_utils/nnet_conv2d_large.h:49) [221]  (1.29 ns)
	'select' operation ('select_ln203_34', firmware/nnet_utils/nnet_conv2d_large.h:49) [223]  (0 ns)
	'and' operation ('and_ln203_19', firmware/nnet_utils/nnet_conv2d_large.h:49) [229]  (0 ns)
	'or' operation ('or_ln203_131', firmware/nnet_utils/nnet_conv2d_large.h:49) [230]  (2.2 ns)
	'select' operation ('select_ln203_36', firmware/nnet_utils/nnet_conv2d_large.h:49) [240]  (0 ns)
	'lshr' operation ('lshr_ln203_15', firmware/nnet_utils/nnet_conv2d_large.h:49) [245]  (2.2 ns)
	'and' operation ('and_ln203_20', firmware/nnet_utils/nnet_conv2d_large.h:49) [247]  (0 ns)
	'shl' operation ('shl_ln203_136', firmware/nnet_utils/nnet_conv2d_large.h:49) [264]  (1.29 ns)
	'select' operation ('select_ln203_41', firmware/nnet_utils/nnet_conv2d_large.h:49) [266]  (0 ns)
	'and' operation ('and_ln203_23', firmware/nnet_utils/nnet_conv2d_large.h:49) [272]  (0 ns)
	'or' operation ('or_ln203_132', firmware/nnet_utils/nnet_conv2d_large.h:49) [273]  (2.2 ns)
	'select' operation ('select_ln203_43', firmware/nnet_utils/nnet_conv2d_large.h:49) [283]  (0 ns)
	'lshr' operation ('lshr_ln203_18', firmware/nnet_utils/nnet_conv2d_large.h:49) [288]  (2.2 ns)
	'and' operation ('and_ln203_24', firmware/nnet_utils/nnet_conv2d_large.h:49) [290]  (0 ns)
	'shl' operation ('shl_ln203_138', firmware/nnet_utils/nnet_conv2d_large.h:49) [307]  (1.29 ns)
	'select' operation ('select_ln203_48', firmware/nnet_utils/nnet_conv2d_large.h:49) [309]  (0 ns)
	'and' operation ('and_ln203_27', firmware/nnet_utils/nnet_conv2d_large.h:49) [315]  (0 ns)
	'or' operation ('or_ln203_133', firmware/nnet_utils/nnet_conv2d_large.h:49) [316]  (2.2 ns)
	'select' operation ('select_ln203_50', firmware/nnet_utils/nnet_conv2d_large.h:49) [326]  (0 ns)
	'lshr' operation ('lshr_ln203_21', firmware/nnet_utils/nnet_conv2d_large.h:49) [331]  (2.2 ns)
	'and' operation ('and_ln203_28', firmware/nnet_utils/nnet_conv2d_large.h:49) [333]  (0 ns)
	'shl' operation ('shl_ln203_140', firmware/nnet_utils/nnet_conv2d_large.h:49) [350]  (1.29 ns)
	'select' operation ('select_ln203_55', firmware/nnet_utils/nnet_conv2d_large.h:49) [352]  (0 ns)
	'and' operation ('and_ln203_31', firmware/nnet_utils/nnet_conv2d_large.h:49) [358]  (0 ns)
	'or' operation ('or_ln203_134', firmware/nnet_utils/nnet_conv2d_large.h:49) [359]  (2.2 ns)
	'select' operation ('select_ln203_57', firmware/nnet_utils/nnet_conv2d_large.h:49) [369]  (0 ns)
	'lshr' operation ('lshr_ln203_24', firmware/nnet_utils/nnet_conv2d_large.h:49) [374]  (2.2 ns)
	'and' operation ('and_ln203_32', firmware/nnet_utils/nnet_conv2d_large.h:49) [376]  (0 ns)
	'shl' operation ('shl_ln203_142', firmware/nnet_utils/nnet_conv2d_large.h:49) [393]  (1.29 ns)
	'select' operation ('select_ln203_62', firmware/nnet_utils/nnet_conv2d_large.h:49) [395]  (0 ns)
	'and' operation ('and_ln203_35', firmware/nnet_utils/nnet_conv2d_large.h:49) [401]  (0 ns)
	'or' operation ('or_ln203_135', firmware/nnet_utils/nnet_conv2d_large.h:49) [402]  (2.2 ns)
	'select' operation ('select_ln203_64', firmware/nnet_utils/nnet_conv2d_large.h:49) [412]  (0 ns)
	'lshr' operation ('lshr_ln203_27', firmware/nnet_utils/nnet_conv2d_large.h:49) [417]  (2.2 ns)
	'and' operation ('and_ln203_36', firmware/nnet_utils/nnet_conv2d_large.h:49) [419]  (0 ns)
	'shl' operation ('shl_ln203_144', firmware/nnet_utils/nnet_conv2d_large.h:49) [436]  (1.29 ns)
	'select' operation ('select_ln203_69', firmware/nnet_utils/nnet_conv2d_large.h:49) [438]  (0 ns)
	'and' operation ('and_ln203_39', firmware/nnet_utils/nnet_conv2d_large.h:49) [444]  (0 ns)
	'or' operation ('or_ln203_136', firmware/nnet_utils/nnet_conv2d_large.h:49) [445]  (2.2 ns)
	'select' operation ('select_ln203_71', firmware/nnet_utils/nnet_conv2d_large.h:49) [455]  (0 ns)
	'lshr' operation ('lshr_ln203_30', firmware/nnet_utils/nnet_conv2d_large.h:49) [460]  (2.2 ns)
	'and' operation ('and_ln203_40', firmware/nnet_utils/nnet_conv2d_large.h:49) [462]  (0 ns)
	'shl' operation ('shl_ln203_146', firmware/nnet_utils/nnet_conv2d_large.h:49) [479]  (1.29 ns)
	'select' operation ('select_ln203_76', firmware/nnet_utils/nnet_conv2d_large.h:49) [481]  (0 ns)
	'and' operation ('and_ln203_43', firmware/nnet_utils/nnet_conv2d_large.h:49) [487]  (0 ns)
	'or' operation ('or_ln203_137', firmware/nnet_utils/nnet_conv2d_large.h:49) [488]  (2.2 ns)
	'select' operation ('select_ln203_78', firmware/nnet_utils/nnet_conv2d_large.h:49) [498]  (0 ns)
	'lshr' operation ('lshr_ln203_33', firmware/nnet_utils/nnet_conv2d_large.h:49) [503]  (2.2 ns)
	'and' operation ('and_ln203_44', firmware/nnet_utils/nnet_conv2d_large.h:49) [505]  (0 ns)
	'shl' operation ('shl_ln203_148', firmware/nnet_utils/nnet_conv2d_large.h:49) [522]  (1.29 ns)
	'select' operation ('select_ln203_83', firmware/nnet_utils/nnet_conv2d_large.h:49) [524]  (0 ns)
	'and' operation ('and_ln203_47', firmware/nnet_utils/nnet_conv2d_large.h:49) [530]  (0 ns)
	'or' operation ('or_ln203_138', firmware/nnet_utils/nnet_conv2d_large.h:49) [531]  (2.2 ns)
	'select' operation ('select_ln203_85', firmware/nnet_utils/nnet_conv2d_large.h:49) [541]  (0 ns)
	'lshr' operation ('lshr_ln203_36', firmware/nnet_utils/nnet_conv2d_large.h:49) [546]  (2.2 ns)
	'and' operation ('and_ln203_48', firmware/nnet_utils/nnet_conv2d_large.h:49) [548]  (0 ns)
	'shl' operation ('shl_ln203_150', firmware/nnet_utils/nnet_conv2d_large.h:49) [565]  (1.29 ns)
	'select' operation ('select_ln203_90', firmware/nnet_utils/nnet_conv2d_large.h:49) [567]  (0 ns)
	'and' operation ('and_ln203_51', firmware/nnet_utils/nnet_conv2d_large.h:49) [573]  (0 ns)
	'or' operation ('or_ln203_139', firmware/nnet_utils/nnet_conv2d_large.h:49) [574]  (2.2 ns)
	'select' operation ('select_ln203_92', firmware/nnet_utils/nnet_conv2d_large.h:49) [584]  (0 ns)
	'lshr' operation ('lshr_ln203_39', firmware/nnet_utils/nnet_conv2d_large.h:49) [589]  (2.2 ns)
	'and' operation ('and_ln203_52', firmware/nnet_utils/nnet_conv2d_large.h:49) [591]  (0 ns)
	'shl' operation ('shl_ln203_152', firmware/nnet_utils/nnet_conv2d_large.h:49) [608]  (1.29 ns)
	'select' operation ('select_ln203_97', firmware/nnet_utils/nnet_conv2d_large.h:49) [610]  (0 ns)
	'and' operation ('and_ln203_55', firmware/nnet_utils/nnet_conv2d_large.h:49) [616]  (0 ns)
	'or' operation ('or_ln203_140', firmware/nnet_utils/nnet_conv2d_large.h:49) [617]  (2.2 ns)
	'select' operation ('select_ln203_99', firmware/nnet_utils/nnet_conv2d_large.h:49) [627]  (0 ns)
	'lshr' operation ('lshr_ln203_42', firmware/nnet_utils/nnet_conv2d_large.h:49) [632]  (2.2 ns)
	'and' operation ('and_ln203_56', firmware/nnet_utils/nnet_conv2d_large.h:49) [634]  (0 ns)
	'shl' operation ('shl_ln203_154', firmware/nnet_utils/nnet_conv2d_large.h:49) [651]  (1.29 ns)
	'select' operation ('select_ln203_104', firmware/nnet_utils/nnet_conv2d_large.h:49) [653]  (0 ns)
	'and' operation ('and_ln203_59', firmware/nnet_utils/nnet_conv2d_large.h:49) [659]  (0 ns)
	'or' operation ('or_ln203_141', firmware/nnet_utils/nnet_conv2d_large.h:49) [660]  (2.2 ns)
	'select' operation ('select_ln203_106', firmware/nnet_utils/nnet_conv2d_large.h:49) [670]  (0 ns)
	'lshr' operation ('lshr_ln203_45', firmware/nnet_utils/nnet_conv2d_large.h:49) [675]  (2.2 ns)
	'and' operation ('and_ln203_60', firmware/nnet_utils/nnet_conv2d_large.h:49) [677]  (0 ns)
	'shl' operation ('shl_ln203_156', firmware/nnet_utils/nnet_conv2d_large.h:49) [694]  (1.29 ns)
	'select' operation ('select_ln203_111', firmware/nnet_utils/nnet_conv2d_large.h:49) [696]  (0 ns)
	'and' operation ('and_ln203_63', firmware/nnet_utils/nnet_conv2d_large.h:49) [702]  (0 ns)
	'or' operation ('or_ln203_142', firmware/nnet_utils/nnet_conv2d_large.h:49) [703]  (2.2 ns)
	'select' operation ('select_ln203_113', firmware/nnet_utils/nnet_conv2d_large.h:49) [713]  (0 ns)
	'lshr' operation ('lshr_ln203_48', firmware/nnet_utils/nnet_conv2d_large.h:49) [718]  (2.2 ns)
	'and' operation ('and_ln203_64', firmware/nnet_utils/nnet_conv2d_large.h:49) [720]  (0 ns)
	'shl' operation ('shl_ln203_158', firmware/nnet_utils/nnet_conv2d_large.h:49) [737]  (1.29 ns)
	'select' operation ('select_ln203_118', firmware/nnet_utils/nnet_conv2d_large.h:49) [739]  (0 ns)
	'and' operation ('and_ln203_67', firmware/nnet_utils/nnet_conv2d_large.h:49) [745]  (0 ns)
	'or' operation ('or_ln203_143', firmware/nnet_utils/nnet_conv2d_large.h:49) [746]  (2.2 ns)
	'select' operation ('select_ln203_120', firmware/nnet_utils/nnet_conv2d_large.h:49) [756]  (0 ns)
	'lshr' operation ('lshr_ln203_51', firmware/nnet_utils/nnet_conv2d_large.h:49) [761]  (2.2 ns)
	'and' operation ('and_ln203_68', firmware/nnet_utils/nnet_conv2d_large.h:49) [763]  (0 ns)
	'shl' operation ('shl_ln203_160', firmware/nnet_utils/nnet_conv2d_large.h:49) [780]  (1.29 ns)
	'select' operation ('select_ln203_125', firmware/nnet_utils/nnet_conv2d_large.h:49) [782]  (0 ns)
	'and' operation ('and_ln203_71', firmware/nnet_utils/nnet_conv2d_large.h:49) [788]  (0 ns)
	'or' operation ('or_ln203_144', firmware/nnet_utils/nnet_conv2d_large.h:49) [789]  (2.2 ns)
	'select' operation ('select_ln203_127', firmware/nnet_utils/nnet_conv2d_large.h:49) [799]  (0 ns)
	'lshr' operation ('lshr_ln203_54', firmware/nnet_utils/nnet_conv2d_large.h:49) [804]  (2.2 ns)
	'and' operation ('and_ln203_72', firmware/nnet_utils/nnet_conv2d_large.h:49) [806]  (0 ns)
	'shl' operation ('shl_ln203_162', firmware/nnet_utils/nnet_conv2d_large.h:49) [823]  (1.29 ns)
	'select' operation ('select_ln203_132', firmware/nnet_utils/nnet_conv2d_large.h:49) [825]  (0 ns)
	'and' operation ('and_ln203_75', firmware/nnet_utils/nnet_conv2d_large.h:49) [831]  (0 ns)
	'or' operation ('or_ln203_145', firmware/nnet_utils/nnet_conv2d_large.h:49) [832]  (2.2 ns)
	'select' operation ('select_ln203_134', firmware/nnet_utils/nnet_conv2d_large.h:49) [842]  (0 ns)
	'lshr' operation ('lshr_ln203_57', firmware/nnet_utils/nnet_conv2d_large.h:49) [847]  (2.2 ns)
	'and' operation ('and_ln203_76', firmware/nnet_utils/nnet_conv2d_large.h:49) [849]  (0 ns)
	'shl' operation ('shl_ln203_164', firmware/nnet_utils/nnet_conv2d_large.h:49) [866]  (1.29 ns)
	'select' operation ('select_ln203_139', firmware/nnet_utils/nnet_conv2d_large.h:49) [868]  (0 ns)
	'and' operation ('and_ln203_79', firmware/nnet_utils/nnet_conv2d_large.h:49) [874]  (0 ns)
	'or' operation ('or_ln203_146', firmware/nnet_utils/nnet_conv2d_large.h:49) [875]  (2.2 ns)
	'select' operation ('select_ln203_141', firmware/nnet_utils/nnet_conv2d_large.h:49) [885]  (0 ns)
	'lshr' operation ('lshr_ln203_60', firmware/nnet_utils/nnet_conv2d_large.h:49) [890]  (2.2 ns)
	'and' operation ('and_ln203_80', firmware/nnet_utils/nnet_conv2d_large.h:49) [892]  (0 ns)
	'shl' operation ('shl_ln203_166', firmware/nnet_utils/nnet_conv2d_large.h:49) [909]  (1.29 ns)
	'select' operation ('select_ln203_146', firmware/nnet_utils/nnet_conv2d_large.h:49) [911]  (0 ns)
	'and' operation ('and_ln203_83', firmware/nnet_utils/nnet_conv2d_large.h:49) [917]  (0 ns)
	'or' operation ('or_ln203_147', firmware/nnet_utils/nnet_conv2d_large.h:49) [918]  (2.2 ns)
	'select' operation ('select_ln203_148', firmware/nnet_utils/nnet_conv2d_large.h:49) [928]  (0 ns)
	'lshr' operation ('lshr_ln203_63', firmware/nnet_utils/nnet_conv2d_large.h:49) [933]  (2.2 ns)
	'and' operation ('and_ln203_84', firmware/nnet_utils/nnet_conv2d_large.h:49) [935]  (0 ns)
	'shl' operation ('shl_ln203_168', firmware/nnet_utils/nnet_conv2d_large.h:49) [952]  (1.29 ns)
	'select' operation ('select_ln203_153', firmware/nnet_utils/nnet_conv2d_large.h:49) [954]  (0 ns)
	'and' operation ('and_ln203_87', firmware/nnet_utils/nnet_conv2d_large.h:49) [960]  (0 ns)
	'or' operation ('or_ln203_148', firmware/nnet_utils/nnet_conv2d_large.h:49) [961]  (2.2 ns)
	'select' operation ('select_ln203_155', firmware/nnet_utils/nnet_conv2d_large.h:49) [971]  (0 ns)
	'lshr' operation ('lshr_ln203_66', firmware/nnet_utils/nnet_conv2d_large.h:49) [976]  (2.2 ns)
	'and' operation ('and_ln203_88', firmware/nnet_utils/nnet_conv2d_large.h:49) [978]  (0 ns)
	'shl' operation ('shl_ln203_170', firmware/nnet_utils/nnet_conv2d_large.h:49) [995]  (1.29 ns)
	'select' operation ('select_ln203_160', firmware/nnet_utils/nnet_conv2d_large.h:49) [997]  (0 ns)
	'and' operation ('and_ln203_91', firmware/nnet_utils/nnet_conv2d_large.h:49) [1003]  (0 ns)
	'or' operation ('or_ln203_149', firmware/nnet_utils/nnet_conv2d_large.h:49) [1004]  (2.2 ns)
	'select' operation ('select_ln203_162', firmware/nnet_utils/nnet_conv2d_large.h:49) [1014]  (0 ns)
	'lshr' operation ('lshr_ln203_69', firmware/nnet_utils/nnet_conv2d_large.h:49) [1019]  (2.2 ns)
	'and' operation ('and_ln203_92', firmware/nnet_utils/nnet_conv2d_large.h:49) [1021]  (0 ns)
	'shl' operation ('shl_ln203_172', firmware/nnet_utils/nnet_conv2d_large.h:49) [1038]  (1.29 ns)
	'select' operation ('select_ln203_167', firmware/nnet_utils/nnet_conv2d_large.h:49) [1040]  (0 ns)
	'and' operation ('and_ln203_95', firmware/nnet_utils/nnet_conv2d_large.h:49) [1046]  (0 ns)
	'or' operation ('or_ln203_150', firmware/nnet_utils/nnet_conv2d_large.h:49) [1047]  (2.2 ns)
	'select' operation ('select_ln203_169', firmware/nnet_utils/nnet_conv2d_large.h:49) [1057]  (0 ns)
	'lshr' operation ('lshr_ln203_72', firmware/nnet_utils/nnet_conv2d_large.h:49) [1062]  (2.2 ns)
	'and' operation ('and_ln203_96', firmware/nnet_utils/nnet_conv2d_large.h:49) [1064]  (0 ns)
	'shl' operation ('shl_ln203_174', firmware/nnet_utils/nnet_conv2d_large.h:49) [1081]  (1.29 ns)
	'select' operation ('select_ln203_174', firmware/nnet_utils/nnet_conv2d_large.h:49) [1083]  (0 ns)
	'and' operation ('and_ln203_99', firmware/nnet_utils/nnet_conv2d_large.h:49) [1089]  (0 ns)
	'or' operation ('or_ln203_151', firmware/nnet_utils/nnet_conv2d_large.h:49) [1090]  (2.2 ns)
	'select' operation ('select_ln203_176', firmware/nnet_utils/nnet_conv2d_large.h:49) [1100]  (0 ns)
	'lshr' operation ('lshr_ln203_75', firmware/nnet_utils/nnet_conv2d_large.h:49) [1105]  (2.2 ns)
	'and' operation ('and_ln203_100', firmware/nnet_utils/nnet_conv2d_large.h:49) [1107]  (0 ns)
	'shl' operation ('shl_ln203_176', firmware/nnet_utils/nnet_conv2d_large.h:49) [1124]  (1.29 ns)
	'select' operation ('select_ln203_181', firmware/nnet_utils/nnet_conv2d_large.h:49) [1126]  (0 ns)
	'and' operation ('and_ln203_103', firmware/nnet_utils/nnet_conv2d_large.h:49) [1132]  (0 ns)
	'or' operation ('or_ln203_152', firmware/nnet_utils/nnet_conv2d_large.h:49) [1133]  (2.2 ns)
	'select' operation ('select_ln203_183', firmware/nnet_utils/nnet_conv2d_large.h:49) [1143]  (0 ns)
	'lshr' operation ('lshr_ln203_78', firmware/nnet_utils/nnet_conv2d_large.h:49) [1148]  (2.2 ns)
	'and' operation ('and_ln203_104', firmware/nnet_utils/nnet_conv2d_large.h:49) [1150]  (0 ns)
	'shl' operation ('shl_ln203_178', firmware/nnet_utils/nnet_conv2d_large.h:49) [1167]  (1.29 ns)
	'select' operation ('select_ln203_188', firmware/nnet_utils/nnet_conv2d_large.h:49) [1169]  (0 ns)
	'and' operation ('and_ln203_107', firmware/nnet_utils/nnet_conv2d_large.h:49) [1175]  (0 ns)
	'or' operation ('or_ln203_153', firmware/nnet_utils/nnet_conv2d_large.h:49) [1176]  (2.2 ns)
	'select' operation ('select_ln203_190', firmware/nnet_utils/nnet_conv2d_large.h:49) [1186]  (0 ns)
	'lshr' operation ('lshr_ln203_81', firmware/nnet_utils/nnet_conv2d_large.h:49) [1191]  (2.2 ns)
	'and' operation ('and_ln203_108', firmware/nnet_utils/nnet_conv2d_large.h:49) [1193]  (0 ns)
	'shl' operation ('shl_ln203_180', firmware/nnet_utils/nnet_conv2d_large.h:49) [1210]  (1.29 ns)
	'select' operation ('select_ln203_195', firmware/nnet_utils/nnet_conv2d_large.h:49) [1212]  (0 ns)
	'and' operation ('and_ln203_111', firmware/nnet_utils/nnet_conv2d_large.h:49) [1218]  (0 ns)
	'or' operation ('or_ln203_154', firmware/nnet_utils/nnet_conv2d_large.h:49) [1219]  (2.2 ns)
	'select' operation ('select_ln203_197', firmware/nnet_utils/nnet_conv2d_large.h:49) [1229]  (0 ns)
	'lshr' operation ('lshr_ln203_84', firmware/nnet_utils/nnet_conv2d_large.h:49) [1234]  (2.2 ns)
	'and' operation ('and_ln203_112', firmware/nnet_utils/nnet_conv2d_large.h:49) [1236]  (0 ns)
	'shl' operation ('shl_ln203_182', firmware/nnet_utils/nnet_conv2d_large.h:49) [1253]  (1.29 ns)
	'select' operation ('select_ln203_202', firmware/nnet_utils/nnet_conv2d_large.h:49) [1255]  (0 ns)
	'and' operation ('and_ln203_115', firmware/nnet_utils/nnet_conv2d_large.h:49) [1261]  (0 ns)
	'or' operation ('or_ln203_155', firmware/nnet_utils/nnet_conv2d_large.h:49) [1262]  (2.2 ns)
	'select' operation ('select_ln203_204', firmware/nnet_utils/nnet_conv2d_large.h:49) [1272]  (0 ns)
	'lshr' operation ('lshr_ln203_87', firmware/nnet_utils/nnet_conv2d_large.h:49) [1277]  (2.2 ns)
	'and' operation ('and_ln203_116', firmware/nnet_utils/nnet_conv2d_large.h:49) [1279]  (0 ns)
	'shl' operation ('shl_ln203_184', firmware/nnet_utils/nnet_conv2d_large.h:49) [1296]  (1.29 ns)
	'select' operation ('select_ln203_209', firmware/nnet_utils/nnet_conv2d_large.h:49) [1298]  (0 ns)
	'and' operation ('and_ln203_119', firmware/nnet_utils/nnet_conv2d_large.h:49) [1304]  (0 ns)
	'or' operation ('or_ln203_156', firmware/nnet_utils/nnet_conv2d_large.h:49) [1305]  (2.2 ns)
	'select' operation ('select_ln203_211', firmware/nnet_utils/nnet_conv2d_large.h:49) [1315]  (0 ns)
	'lshr' operation ('lshr_ln203_90', firmware/nnet_utils/nnet_conv2d_large.h:49) [1320]  (2.2 ns)
	'and' operation ('and_ln203_120', firmware/nnet_utils/nnet_conv2d_large.h:49) [1322]  (0 ns)
	'shl' operation ('shl_ln203_186', firmware/nnet_utils/nnet_conv2d_large.h:49) [1339]  (1.29 ns)
	'select' operation ('select_ln203_216', firmware/nnet_utils/nnet_conv2d_large.h:49) [1341]  (0 ns)
	'and' operation ('and_ln203_123', firmware/nnet_utils/nnet_conv2d_large.h:49) [1347]  (0 ns)
	'or' operation ('or_ln203_157', firmware/nnet_utils/nnet_conv2d_large.h:49) [1348]  (2.2 ns)
	'select' operation ('select_ln203_218', firmware/nnet_utils/nnet_conv2d_large.h:49) [1358]  (0 ns)
	'lshr' operation ('lshr_ln203_93', firmware/nnet_utils/nnet_conv2d_large.h:49) [1363]  (2.2 ns)
	'and' operation ('and_ln203_124', firmware/nnet_utils/nnet_conv2d_large.h:49) [1365]  (0 ns)
	'shl' operation ('shl_ln203_188', firmware/nnet_utils/nnet_conv2d_large.h:49) [1382]  (1.29 ns)
	'select' operation ('select_ln203_223', firmware/nnet_utils/nnet_conv2d_large.h:49) [1384]  (0 ns)
	'and' operation ('and_ln203_127', firmware/nnet_utils/nnet_conv2d_large.h:49) [1390]  (0 ns)
	'or' operation ('or_ln203_158', firmware/nnet_utils/nnet_conv2d_large.h:49) [1391]  (2.2 ns)
	'select' operation ('select_ln203_225', firmware/nnet_utils/nnet_conv2d_large.h:49) [1401]  (0 ns)
	'lshr' operation ('lshr_ln203_96', firmware/nnet_utils/nnet_conv2d_large.h:49) [1406]  (2.2 ns)
	'and' operation ('and_ln203_128', firmware/nnet_utils/nnet_conv2d_large.h:49) [1408]  (0 ns)
	'shl' operation ('shl_ln203_190', firmware/nnet_utils/nnet_conv2d_large.h:49) [1425]  (1.29 ns)
	'select' operation ('select_ln203_230', firmware/nnet_utils/nnet_conv2d_large.h:49) [1427]  (0 ns)
	'and' operation ('and_ln203_131', firmware/nnet_utils/nnet_conv2d_large.h:49) [1433]  (0 ns)
	'or' operation ('or_ln203_159', firmware/nnet_utils/nnet_conv2d_large.h:49) [1434]  (2.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 82.37 sec.
INFO: [HLS 200-111]  Elapsed time: 82.41 seconds; current allocated memory: 500.569 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.verbose.sched.rpt 
Command       syn_report done; 8.22 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.sched.adb -f 
Command       db_write done; 4.81 sec.
INFO-FLOW: Finish scheduling shift_right.
Execute       set_default_model shift_right 
Execute       bind -model shift_right 
BIND OPTION: model=shift_right
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.76 sec.
INFO: [HLS 200-111]  Elapsed time: 16.79 seconds; current allocated memory: 521.752 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.verbose.bind.rpt 
Command       syn_report done; 10.56 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.bind.adb -f 
Command       db_write done; 4.89 sec.
INFO-FLOW: Finish binding shift_right.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 526.278 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.62 sec.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 528.093 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 5.01 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flatten 
Execute       schedule -model flatten 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.2 seconds; current allocated memory: 532.014 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.sched.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling flatten.
Execute       set_default_model flatten 
Execute       bind -model flatten 
BIND OPTION: model=flatten
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 532.491 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding flatten.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 532.574 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 532.623 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large 
Execute       schedule -model dense_large 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.08 sec.
INFO: [HLS 200-111]  Elapsed time: 7.12 seconds; current allocated memory: 540.019 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.sched.rpt 
Command       syn_report done; 2.55 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.sched.adb -f 
Command       db_write done; 2.37 sec.
INFO-FLOW: Finish scheduling dense_large.
Execute       set_default_model dense_large 
Execute       bind -model dense_large 
BIND OPTION: model=dense_large
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 5.78 seconds; current allocated memory: 554.762 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.bind.rpt 
Command       syn_report done; 3.16 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.bind.adb -f 
Command       db_write done; 2.46 sec.
INFO-FLOW: Finish binding dense_large.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (8.13413ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'image_stream' consists of the following:
	'or' operation ('or_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [276]  (0 ns)
	'icmp' operation ('icmp_ln203_258', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [279]  (0.821 ns)
	'select' operation ('select_ln203_905', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [282]  (0 ns)
	'sub' operation ('sub_ln203_778', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [285]  (1.3 ns)
	'lshr' operation ('lshr_ln203_388', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [293]  (0 ns)
	'and' operation ('and_ln203_516', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [294]  (1.13 ns)
	'and' operation ('and_ln203_518', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [297]  (0 ns)
	'or' operation ('or_ln203_256', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [298]  (0.833 ns)
	'phi' operation ('data_V_0_i_i', firmware/nnet_utils/nnet_conv2d_large.h:237->firmware/myproject.cpp:154) with incoming values : ('data.V', firmware/nnet_utils/nnet_conv2d_large.h:237->firmware/myproject.cpp:154) ('or_ln203_256', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [208]  (0 ns)
	'select' operation ('select_ln203_896', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [227]  (0 ns)
	'lshr' operation ('lshr_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [232]  (1.93 ns)
	'and' operation ('and_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [234]  (0 ns)
	'shl' operation ('shl_ln203', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [248]  (1.29 ns)
	'select' operation ('select_ln203_901', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [250]  (0 ns)
	'and' operation ('and_ln203_514', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [256]  (0 ns)
	'or' operation ('or_ln203_255', firmware/nnet_utils/nnet_conv2d_large.h:49->firmware/myproject.cpp:154) [257]  (0.833 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 5.96 seconds; current allocated memory: 556.011 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 0.26 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 7.42 sec.
INFO: [HLS 200-111]  Elapsed time: 7.91 seconds; current allocated memory: 562.705 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 5.98 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 0.23 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.28 seconds; current allocated memory: 566.939 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.7 sec.
INFO: [HLS 200-111]  Elapsed time: 3.79 seconds; current allocated memory: 570.187 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 7.03 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess shift_right 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess flatten 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 574.475 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_right' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shift_right -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'shift_right' is 979668 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln46_reg_33061 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_right'.
Command       create_rtl_model done; 49.87 sec.
INFO: [HLS 200-111]  Elapsed time: 49.98 seconds; current allocated memory: 630.301 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl shift_right -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/shift_right -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Command       gen_rtl done; 0.19 sec.
Execute       gen_rtl shift_right -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/shift_right 
Execute       gen_rtl shift_right -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/shift_right 
Command       gen_rtl done; 4.57 sec.
Execute       syn_report -csynth -model shift_right -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/shift_right_csynth.rpt 
Command       syn_report done; 3.79 sec.
Execute       syn_report -rtlxml -model shift_right -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/shift_right_csynth.xml 
Command       syn_report done; 1.82 sec.
Execute       syn_report -verbosereport -model shift_right -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.verbose.rpt 
Command       syn_report done; 12.76 sec.
Execute       db_write -model shift_right -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.adb 
Command       db_write done; 9.77 sec.
Execute       gen_tb_info shift_right -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer_in_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1d_stream' is 10241 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (grp_shift_right_fu_1038_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 34.68 seconds; current allocated memory: 727.619 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 4.86 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 1.05 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flatten -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 6.42 seconds; current allocated memory: 742.334 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl flatten -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/flatten -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl flatten -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/flatten 
Execute       gen_rtl flatten -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/flatten 
Execute       syn_report -csynth -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.rpt 
Execute       syn_report -rtlxml -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.xml 
Execute       syn_report -verbosereport -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -model flatten -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.adb 
Command       db_write done; 1.13 sec.
Execute       gen_tb_info flatten -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 743.701 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Command       db_write done; 1.01 sec.
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln63_reg_24695_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
Command       create_rtl_model done; 7.54 sec.
INFO: [HLS 200-111]  Elapsed time: 8.59 seconds; current allocated memory: 778.448 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl dense_large -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large 
Execute       gen_rtl dense_large -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large 
Execute       syn_report -csynth -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.rpt 
Command       syn_report done; 0.79 sec.
Execute       syn_report -rtlxml -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.xml 
Command       syn_report done; 0.38 sec.
Execute       syn_report -verbosereport -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.rpt 
Command       syn_report done; 3.76 sec.
Execute       db_write -model dense_large -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.adb 
Command       db_write done; 4.47 sec.
Execute       gen_tb_info dense_large -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer_in_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'image_stream' is 8196 from HDL expression: ((1'b1 == ap_CS_fsm_state9) & (grp_dense_large_fu_1597_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 10.31 seconds; current allocated memory: 829.180 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 5.9 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 1.58 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 7.72 seconds; current allocated memory: 837.166 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 5.65 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 1.34 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 4.63 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [shift_right] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Handling components in module [flatten] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
INFO-FLOW: Found component myproject_mux_646_16_1_1.
INFO-FLOW: Append model myproject_mux_646_16_1_1
INFO-FLOW: Found component dense_large_w6_V.
INFO-FLOW: Append model dense_large_w6_V
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_image_stream_U0.
INFO-FLOW: Append model start_for_image_stream_U0
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model shift_right
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model flatten
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_mul_16s_16s_26_1_0 myproject_mux_646_16_1_1 dense_large_w6_V fifo_w16_d2_A fifo_w16_d2_A start_for_image_stream_U0 Block_preheader_pre shift_right conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model myproject_mux_646_16_1_1
INFO-FLOW: To file: write model dense_large_w6_V
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_image_stream_U0
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model shift_right
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model flatten
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.55 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_image_stream_U0_U(start_for_image_stream_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=14 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/shift_right.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:06 ; elapsed = 00:11:40 . Memory (MB): peak = 1660.070 ; gain = 871.633 ; free physical = 13205 ; free virtual = 141896
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 304.05 sec.
Command   csynth_design done; 696.12 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.75 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.51 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.24 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.59 sec.
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.53 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 12:44:42 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.47 sec.
Command ap_source done; error code: 1; 4.91 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 12:45:40 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.07 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.19 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.3 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.37 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.53 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.6 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 5.4 sec.
INFO-FLOW: Done: GCC PP time: 11.5 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.15 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.1 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.64 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.58 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.81 sec.
Command       tidy_31 done; 9.53 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 17.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.76 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 5.37 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.53 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13039 ; free virtual = 141765
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13039 ; free virtual = 141765
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.31 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.41 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:275).
Command         transform done; 108.86 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 1259.535 ; gain = 471.098 ; free physical = 12735 ; free virtual = 141462
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'image_stream' (firmware/myproject.cpp:162) automatically.
Command         transform done; 0.15 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 1259.535 ; gain = 471.098 ; free physical = 12735 ; free virtual = 141462
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'bram' on a static variable 'w4.V' . This interface directive will be discarded.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:91) in function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer5_out.V' (firmware/myproject.cpp:160) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:75:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:154) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc116'
	 'image_stream'.
Command         transform done; 116 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:154:24) in function 'image_stream'... converting 5 basic blocks.
Command         transform done; 139.3 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:56 ; elapsed = 00:06:59 . Memory (MB): peak = 1360.574 ; gain = 572.137 ; free physical = 12604 ; free virtual = 141332
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'flatten' (firmware/nnet_utils/nnet_merge.h:93:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:63:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc116' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
Command         transform done; 22.09 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:07:18 ; elapsed = 00:07:21 . Memory (MB): peak = 1360.574 ; gain = 572.137 ; free physical = 12604 ; free virtual = 141332
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 388.21 sec.
Command     elaborate done; 435.51 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model dense_large 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model flatten 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : flatten ...
Execute       set_default_model flatten 
Execute       apply_spec_resource_limit flatten 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large ...
Execute       set_default_model dense_large 
Execute       apply_spec_resource_limit dense_large 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: flatten ...
Execute       set_default_model flatten 
Execute       cdfg_preprocess -model flatten 
Execute       rtl_gen_preprocess flatten 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large ...
Execute       set_default_model dense_large 
Execute       cdfg_preprocess -model dense_large 
Execute       rtl_gen_preprocess dense_large 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 441.77 seconds; current allocated memory: 454.053 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 454.148 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 459.029 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 1.2 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 1.04 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 466.563 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 1.75 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 1.04 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flatten 
Execute       schedule -model flatten 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 467.582 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.sched.adb -f 
INFO-FLOW: Finish scheduling flatten.
Execute       set_default_model flatten 
Execute       bind -model flatten 
BIND OPTION: model=flatten
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 468.058 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.bind.adb -f 
INFO-FLOW: Finish binding flatten.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 468.121 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 468.170 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large 
Execute       schedule -model dense_large 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.93 sec.
INFO: [HLS 200-111]  Elapsed time: 6.96 seconds; current allocated memory: 475.646 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.sched.rpt 
Command       syn_report done; 1.94 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.sched.adb -f 
Command       db_write done; 1.8 sec.
INFO-FLOW: Finish scheduling dense_large.
Execute       set_default_model dense_large 
Execute       bind -model dense_large 
BIND OPTION: model=dense_large
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.9 sec.
INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 490.564 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.bind.rpt 
Command       syn_report done; 2.62 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.bind.adb -f 
Command       db_write done; 1.96 sec.
INFO-FLOW: Finish binding dense_large.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 491.561 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.81 sec.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 494.169 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 1.68 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 495.352 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 496.887 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 1.82 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess flatten 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 498.154 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 509.934 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 1.76 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 1.08 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flatten -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
Command       create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 3.6 seconds; current allocated memory: 538.425 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl flatten -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/flatten -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl flatten -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/flatten 
Execute       gen_rtl flatten -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/flatten 
Execute       syn_report -csynth -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.rpt 
Execute       syn_report -rtlxml -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.xml 
Execute       syn_report -verbosereport -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.rpt 
Execute       db_write -model flatten -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.adb 
Execute       gen_tb_info flatten -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 540.172 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln63_reg_24695_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_646_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
Command       create_rtl_model done; 7.36 sec.
INFO: [HLS 200-111]  Elapsed time: 7.4 seconds; current allocated memory: 574.975 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl dense_large -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large 
Execute       gen_rtl dense_large -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large 
Execute       syn_report -csynth -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.rpt 
Command       syn_report done; 0.79 sec.
Execute       syn_report -rtlxml -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.xml 
Command       syn_report done; 0.38 sec.
Execute       syn_report -verbosereport -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.rpt 
Command       syn_report done; 3.07 sec.
Execute       db_write -model dense_large -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.adb 
Command       db_write done; 2.76 sec.
Execute       gen_tb_info dense_large -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'image_stream' is 8196 from HDL expression: ((grp_dense_large_fu_1551_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 7.77 seconds; current allocated memory: 625.580 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 1.51 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 0.42 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 629.442 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 1.52 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 0.79 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Found component conv_1d_stream_layer_in_row_Array_V_127.
INFO-FLOW: Append model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: Handling components in module [flatten] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
INFO-FLOW: Found component myproject_mux_646_16_1_1.
INFO-FLOW: Append model myproject_mux_646_16_1_1
INFO-FLOW: Found component dense_large_w6_V.
INFO-FLOW: Append model dense_large_w6_V
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Found component image_stream_layer_in_row_Array_V_128.
INFO-FLOW: Append model image_stream_layer_in_row_Array_V_128
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_image_stream_U0.
INFO-FLOW: Append model start_for_image_stream_U0
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model flatten
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1d_stream_layer_in_row_Array_V_127 myproject_mul_mul_16s_16s_26_1_0 myproject_mux_646_16_1_1 dense_large_w6_V image_stream_layer_in_row_Array_V_128 fifo_w16_d2_A fifo_w16_d2_A start_for_image_stream_U0 Block_preheader_pre conv_1d_stream flatten product dense_large image_stream myproject
INFO-FLOW: To file: write model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model myproject_mux_646_16_1_1
INFO-FLOW: To file: write model dense_large_w6_V
INFO-FLOW: To file: write model image_stream_layer_in_row_Array_V_128
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_image_stream_U0
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model flatten
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.68 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_image_stream_U0_U(start_for_image_stream_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=15 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:11 ; elapsed = 00:08:23 . Memory (MB): peak = 1440.566 ; gain = 652.129 ; free physical = 12457 ; free virtual = 141206
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 61.02 sec.
Command   csynth_design done; 496.54 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.6 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.29 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.29 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.63 sec.
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.53 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 26.01 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 95.25 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.38 sec.
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 13:01:30 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.03 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.17 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.7 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.69 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 17.49 sec.
INFO-FLOW: Done: GCC PP time: 38.9 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 21.43 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.41 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 17.91 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 23.32 sec.
ERROR: [HLS 214-124] use of undeclared identifier 'w14': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:53
Command       tidy_31 done; error code: 2; 23.46 sec.
Command     elaborate done; error code: 2; 121.22 sec.
Command   csynth_design done; error code: 2; 121.23 sec.
Command ap_source done; error code: 1; 127.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 13:05:23 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.05 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.51 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.53 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.45 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 16.37 sec.
INFO-FLOW: Done: GCC PP time: 37.4 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 20.85 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 19.38 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 16.22 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 20.99 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 16.2 sec.
Command       tidy_31 done; 37.33 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 73 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 24.58 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 16.02 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.45 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 12862 ; free virtual = 141734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 12862 ; free virtual = 141734
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.71 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.2 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 13:31:45 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.54 sec.
Command ap_source done; error code: 1; 2.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 13:32:44 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.27 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.02 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.44 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.61 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 7.81 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 8.67 sec.
INFO-FLOW: Done: GCC PP time: 18.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 8.46 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 8.53 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 6.73 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 10.13 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 7.27 sec.
Command       tidy_31 done; 17.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 32.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 10.84 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 8.32 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 2.2 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13810 ; free virtual = 142674
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 13810 ; free virtual = 142674
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.69 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.11 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large.h:275).
Command         transform done; 276.98 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:06 ; elapsed = 00:06:08 . Memory (MB): peak = 1531.535 ; gain = 743.098 ; free physical = 13220 ; free virtual = 142064
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'image_stream' (firmware/myproject.cpp:164) automatically.
Command         transform done; 0.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:06 ; elapsed = 00:06:09 . Memory (MB): peak = 1531.535 ; gain = 743.098 ; free physical = 13219 ; free virtual = 142063
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:91) in function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 17:09:58 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.68 sec.
Command ap_source done; error code: 1; 5.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 17:11:04 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.85 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.14 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.48 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 5.5 sec.
INFO-FLOW: Done: GCC PP time: 11.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.66 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.02 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.54 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.22 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.57 sec.
Command       tidy_31 done; 8.94 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 16.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.77 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 5.77 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.41 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 15379 ; free virtual = 142738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 984.562 ; gain = 196.125 ; free physical = 15379 ; free virtual = 142738
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.4 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.35 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:275).
Command         transform done; 109.72 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:37 ; elapsed = 00:02:42 . Memory (MB): peak = 1256.566 ; gain = 468.129 ; free physical = 15088 ; free virtual = 142440
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'image_stream' (firmware/myproject.cpp:164) automatically.
Command         transform done; 0.23 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:38 ; elapsed = 00:02:43 . Memory (MB): peak = 1256.566 ; gain = 468.129 ; free physical = 15087 ; free virtual = 142439
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:91) in function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer5_out.V' (firmware/myproject.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer6_out.V' (firmware/myproject.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer7_out.V' (firmware/myproject.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer8_out.V' (firmware/myproject.cpp:174) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w8.V' (firmware/myproject.cpp:47) in dimension 1 with a block factor of 2048.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:156) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc153'
	 'image_stream'.
Command         transform done; 557.54 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:156:24) in function 'image_stream'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large.h:63:16)...2048 expression(s) balanced.
Command         transform done; 137.02 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:14 ; elapsed = 00:14:17 . Memory (MB): peak = 1371.570 ; gain = 583.133 ; free physical = 14906 ; free virtual = 142261
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu' (firmware/nnet_utils/nnet_activation.h:73:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:73:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::flatten<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' to 'flatten' (firmware/nnet_utils/nnet_merge.h:93:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:63:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:63:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc153' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
Command         transform done; 174.44 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:09 ; elapsed = 00:17:12 . Memory (MB): peak = 1484.566 ; gain = 696.129 ; free physical = 14858 ; free virtual = 142214
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 980.77 sec.
Command     elaborate done; 1026.69 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model relu 
Execute       preproc_iomode -model dense_large 
Execute       preproc_iomode -model relu.1 
Execute       preproc_iomode -model dense_large.1 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model flatten 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : flatten ...
Execute       set_default_model flatten 
Execute       apply_spec_resource_limit flatten 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large.1 ...
Execute       set_default_model dense_large.1 
Execute       apply_spec_resource_limit dense_large.1 
INFO-FLOW: Configuring Module : relu.1 ...
Execute       set_default_model relu.1 
Execute       apply_spec_resource_limit relu.1 
INFO-FLOW: Configuring Module : dense_large ...
Execute       set_default_model dense_large 
Execute       apply_spec_resource_limit dense_large 
INFO-FLOW: Configuring Module : relu ...
Execute       set_default_model relu 
Execute       apply_spec_resource_limit relu 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: flatten ...
Execute       set_default_model flatten 
Execute       cdfg_preprocess -model flatten 
Execute       rtl_gen_preprocess flatten 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large.1 ...
Execute       set_default_model dense_large.1 
Execute       cdfg_preprocess -model dense_large.1 
Execute       rtl_gen_preprocess dense_large.1 
INFO-FLOW: Preprocessing Module: relu.1 ...
Execute       set_default_model relu.1 
Execute       cdfg_preprocess -model relu.1 
Execute       rtl_gen_preprocess relu.1 
INFO-FLOW: Preprocessing Module: dense_large ...
Execute       set_default_model dense_large 
Execute       cdfg_preprocess -model dense_large 
Execute       rtl_gen_preprocess dense_large 
INFO-FLOW: Preprocessing Module: relu ...
Execute       set_default_model relu 
Execute       cdfg_preprocess -model relu 
Execute       rtl_gen_preprocess relu 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1031.89 seconds; current allocated memory: 588.999 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 589.092 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 593.916 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 3.95 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 3.71 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 8.03 seconds; current allocated memory: 601.317 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 4.55 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 3.74 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flatten 
Execute       schedule -model flatten 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.05 sec.
INFO: [HLS 200-111]  Elapsed time: 9.35 seconds; current allocated memory: 607.156 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.sched.rpt 
Command       syn_report done; 4.45 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.sched.adb -f 
Command       db_write done; 4.13 sec.
INFO-FLOW: Finish scheduling flatten.
Execute       set_default_model flatten 
Execute       bind -model flatten 
BIND OPTION: model=flatten
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 9.15 seconds; current allocated memory: 613.799 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.bind.rpt 
Command       syn_report done; 5.62 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.bind.adb -f 
Command       db_write done; 4.42 sec.
INFO-FLOW: Finish binding flatten.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.1 seconds; current allocated memory: 615.042 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 615.092 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large.1 
Execute       schedule -model dense_large.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.81 sec.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 621.933 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.verbose.sched.rpt 
Command       syn_report done; 6.36 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.sched.adb -f 
Command       db_write done; 6.17 sec.
INFO-FLOW: Finish scheduling dense_large.1.
Execute       set_default_model dense_large.1 
Execute       bind -model dense_large.1 
BIND OPTION: model=dense_large.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 13.39 seconds; current allocated memory: 635.433 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.verbose.bind.rpt 
Command       syn_report done; 7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.bind.adb -f 
Command       db_write done; 6.21 sec.
INFO-FLOW: Finish binding dense_large.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu.1 
Execute       schedule -model relu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 14.04 seconds; current allocated memory: 644.515 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.verbose.sched.rpt 
Command       syn_report done; 6.5 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.sched.adb -f 
Command       db_write done; 6.23 sec.
INFO-FLOW: Finish scheduling relu.1.
Execute       set_default_model relu.1 
Execute       bind -model relu.1 
BIND OPTION: model=relu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.28 sec.
INFO: [HLS 200-111]  Elapsed time: 14.01 seconds; current allocated memory: 658.096 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.verbose.bind.rpt 
Command       syn_report done; 7.73 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.bind.adb -f 
Command       db_write done; 6.3 sec.
INFO-FLOW: Finish binding relu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large 
Execute       schedule -model dense_large 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_large.h:75->firmware/nnet_utils/nnet_dense_large.h:275) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 28.11 sec.
INFO: [HLS 200-111]  Elapsed time: 42.15 seconds; current allocated memory: 682.967 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.sched.rpt 
Command       syn_report done; 21.68 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.sched.adb -f 
Command       db_write done; 20.91 sec.
INFO-FLOW: Finish scheduling dense_large.
Execute       set_default_model dense_large 
Execute       bind -model dense_large 
BIND OPTION: model=dense_large
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 9.86 sec.
INFO: [HLS 200-111]  Elapsed time: 52.45 seconds; current allocated memory: 719.228 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.bind.rpt 
Command       syn_report done; 23.77 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.bind.adb -f 
Command       db_write done; 20.89 sec.
INFO-FLOW: Finish binding dense_large.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu 
Execute       schedule -model relu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 45.63 seconds; current allocated memory: 728.438 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.verbose.sched.rpt 
Command       syn_report done; 6.5 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.sched.adb -f 
Command       db_write done; 6.23 sec.
INFO-FLOW: Finish scheduling relu.
Execute       set_default_model relu 
Execute       bind -model relu 
BIND OPTION: model=relu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 742.018 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.verbose.bind.rpt 
Command       syn_report done; 7.79 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.bind.adb -f 
Command       db_write done; 6.28 sec.
INFO-FLOW: Finish binding relu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.18 seconds; current allocated memory: 743.667 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 11.76 sec.
INFO: [HLS 200-111]  Elapsed time: 12.03 seconds; current allocated memory: 752.436 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 7.29 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.48 seconds; current allocated memory: 757.508 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.91 sec.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 761.613 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 7.34 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess flatten 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large.1 
Execute       rtl_gen_preprocess relu.1 
Execute       rtl_gen_preprocess dense_large 
Execute       rtl_gen_preprocess relu 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 7.44 seconds; current allocated memory: 766.730 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 778.422 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 4.49 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 3.75 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flatten -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
Command       create_rtl_model done; 2.17 sec.
INFO: [HLS 200-111]  Elapsed time: 10.66 seconds; current allocated memory: 807.627 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl flatten -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/flatten -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl flatten -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/flatten 
Execute       gen_rtl flatten -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/flatten 
Execute       syn_report -csynth -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.rpt 
Command       syn_report done; 0.92 sec.
Execute       syn_report -rtlxml -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/flatten_csynth.xml 
Command       syn_report done; 0.45 sec.
Execute       syn_report -verbosereport -model flatten -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.verbose.rpt 
Command       syn_report done; 6.09 sec.
Execute       db_write -model flatten -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.adb 
Command       db_write done; 5.16 sec.
Execute       gen_tb_info flatten -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 13 seconds; current allocated memory: 836.760 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Command       db_write done; 0.33 sec.
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_1' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln63_reg_22233_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
Command       create_rtl_model done; 8.73 sec.
INFO: [HLS 200-111]  Elapsed time: 9.11 seconds; current allocated memory: 870.393 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_1 -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl dense_large.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_1 
Execute       gen_rtl dense_large.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_1 
Execute       syn_report -csynth -model dense_large.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_1_csynth.rpt 
Command       syn_report done; 0.68 sec.
Execute       syn_report -rtlxml -model dense_large.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_1_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model dense_large.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.verbose.rpt 
Command       syn_report done; 7.55 sec.
Execute       db_write -model dense_large.1 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.adb 
Command       db_write done; 7.37 sec.
Execute       gen_tb_info dense_large.1 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
Command       create_rtl_model done; 3.09 sec.
INFO: [HLS 200-111]  Elapsed time: 19.58 seconds; current allocated memory: 939.322 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_1 -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl relu.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_1 
Execute       gen_rtl relu.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_1 
Execute       syn_report -csynth -model relu.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_1_csynth.rpt 
Command       syn_report done; 0.83 sec.
Execute       syn_report -rtlxml -model relu.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_1_csynth.xml 
Command       syn_report done; 0.41 sec.
Execute       syn_report -verbosereport -model relu.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.verbose.rpt 
Command       syn_report done; 8.14 sec.
Execute       db_write -model relu.1 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.adb 
Command       db_write done; 8.25 sec.
Execute       gen_tb_info relu.1 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large/weights_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large/weights_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large/weights_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large/weights_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large' is 28014 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
Command       create_rtl_model done; 76.85 sec.
INFO: [HLS 200-111]  Elapsed time: 95.08 seconds; current allocated memory: 1.054 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl dense_large -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large 
Execute       gen_rtl dense_large -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large 
Command       gen_rtl done; 0.16 sec.
Execute       syn_report -csynth -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.rpt 
Command       syn_report done; 2.68 sec.
Execute       syn_report -rtlxml -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_csynth.xml 
Command       syn_report done; 1.16 sec.
Execute       syn_report -verbosereport -model dense_large -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.verbose.rpt 
Command       syn_report done; 26.33 sec.
Execute       db_write -model dense_large -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.adb 
Command       db_write done; 27.51 sec.
Execute       gen_tb_info dense_large -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
Command       create_rtl_model done; 3.1 sec.
INFO: [HLS 200-111]  Elapsed time: 62.74 seconds; current allocated memory: 1.203 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl relu -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu 
Execute       gen_rtl relu -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu 
Execute       syn_report -csynth -model relu -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_csynth.rpt 
Command       syn_report done; 0.83 sec.
Execute       syn_report -rtlxml -model relu -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_csynth.xml 
Command       syn_report done; 0.41 sec.
Execute       syn_report -verbosereport -model relu -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.verbose.rpt 
Command       syn_report done; 8.45 sec.
Execute       db_write -model relu -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.adb 
Command       db_write done; 10.3 sec.
Execute       gen_tb_info relu -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'image_stream' is 8196 from HDL expression: ((1'b1 == ap_CS_fsm_state8) & (grp_dense_large_fu_941_ap_done == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 20.67 seconds; current allocated memory: 1.239 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 7.33 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 2.96 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w8_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 10.39 seconds; current allocated memory: 1.246 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 7.36 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 2.95 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 5.26 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre conv_1d_stream flatten product dense_large.1 relu.1 dense_large relu image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Found component conv_1d_stream_layer_in_row_Array_V_127.
INFO-FLOW: Append model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: Handling components in module [flatten] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
INFO-FLOW: Found component dense_large_1_w6_V.
INFO-FLOW: Append model dense_large_1_w6_V
INFO-FLOW: Handling components in module [relu_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_large] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
INFO-FLOW: Handling components in module [relu] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Found component image_stream_layer_in_row_Array_V_128.
INFO-FLOW: Append model image_stream_layer_in_row_Array_V_128
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model flatten
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large_1
INFO-FLOW: Append model relu_1
INFO-FLOW: Append model dense_large
INFO-FLOW: Append model relu
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1d_stream_layer_in_row_Array_V_127 myproject_mul_mul_16s_16s_26_1_0 dense_large_1_w6_V image_stream_layer_in_row_Array_V_128 fifo_w16_d2_A fifo_w16_d2_A Block_preheader_pre conv_1d_stream flatten product dense_large_1 relu_1 dense_large relu image_stream myproject
INFO-FLOW: To file: write model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model dense_large_1_w6_V
INFO-FLOW: To file: write model image_stream_layer_in_row_Array_V_128
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model flatten
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large_1
INFO-FLOW: To file: write model relu_1
INFO-FLOW: To file: write model dense_large
INFO-FLOW: To file: write model relu
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.73 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=16 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/flatten.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:26:43 ; elapsed = 00:27:27 . Memory (MB): peak = 2124.570 ; gain = 1336.133 ; free physical = 13874 ; free virtual = 141490
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 615.09 sec.
Command   csynth_design done; 1641.79 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 18:09:31 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.18 sec.
Command ap_source done; error code: 1; 4.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 18:11:14 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.15 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.19 sec.
Command ap_source done; error code: 1; 4.52 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 18:11:54 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.9 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.09 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.18 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.61 sec.
Command ap_source done; error code: 1; 3.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 18:14:05 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.15 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.02 sec.
Command ap_source done; error code: 1; 5.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 18:15:03 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.26 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.71 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.87 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.59 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.24 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 5.24 sec.
INFO-FLOW: Done: GCC PP time: 11.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.7 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.29 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.62 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.37 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.7 sec.
Command       tidy_31 done; 9.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 17.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 6.17 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 5.35 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.46 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 5737 ; free virtual = 133321
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 5737 ; free virtual = 133321
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.38 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.3 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:275).
Command         transform done; 103.91 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1268.566 ; gain = 480.129 ; free physical = 4280 ; free virtual = 131863
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
Command         transform done; 0.26 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:34 ; elapsed = 00:02:38 . Memory (MB): peak = 1268.566 ; gain = 480.129 ; free physical = 4276 ; free virtual = 131860
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 20:55:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.74 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.93 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.74 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.6 sec.
INFO-FLOW: Done: GCC PP time: 10.5 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.11 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.77 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 6.87 sec.
ERROR: [HLS 214-124] use of undeclared identifier 'layer11_out': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:156
ERROR: [HLS 214-124] use of undeclared identifier 'layer11_out': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:160
ERROR: [HLS 214-124] use of undeclared identifier 'layer11_out': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:164
ERROR: [HLS 214-124] use of undeclared identifier 'layer11_out': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:168
ERROR: [HLS 214-124] use of undeclared identifier 'layer11_out': /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp:172
Command       tidy_31 done; error code: 2; 7.02 sec.
Command     elaborate done; error code: 2; 30.86 sec.
Command   csynth_design done; error code: 2; 30.87 sec.
Command ap_source done; error code: 1; 35.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 20:57:03 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.71 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.05 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.62 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.58 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.89 sec.
INFO-FLOW: Done: GCC PP time: 11.1 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.09 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.45 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.89 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.85 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 4 sec.
Command       tidy_31 done; 9.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 18.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 6.72 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.96 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.53 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 28444 ; free virtual = 150390
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 28444 ; free virtual = 150390
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.49 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.51 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:275).
Command         transform done; 107.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:39 ; elapsed = 00:02:43 . Memory (MB): peak = 1268.566 ; gain = 480.129 ; free physical = 28134 ; free virtual = 150080
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
Command         transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:39 ; elapsed = 00:02:43 . Memory (MB): peak = 1268.566 ; gain = 480.129 ; free physical = 28134 ; free virtual = 150080
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 21:33:13 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.24 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.23 sec.
Command ap_source done; error code: 1; 4.66 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sat May 16 21:33:56 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.17 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.36 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.29 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.51 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.42 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.56 sec.
INFO-FLOW: Done: GCC PP time: 10.3 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.01 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.53 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.79 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.93 sec.
Command       tidy_31 done; 9.86 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 17.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 6.55 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 5.04 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 29975 ; free virtual = 151921
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 987.531 ; gain = 199.094 ; free physical = 29975 ; free virtual = 151921
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.38 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.48 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:275).
Command         transform done; 102.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 1264.566 ; gain = 476.129 ; free physical = 29674 ; free virtual = 151620
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
Command         transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 1264.566 ; gain = 476.129 ; free physical = 29674 ; free virtual = 151620
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:118:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:129) in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:73) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large_stream.h:82) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:97) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer4_out.V.V' accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large_stream.h:75:89), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:99->firmware/nnet_utils/nnet_dense_large_stream.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:157) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc119'
	 'image_stream'.
Command         transform done; 669.37 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:157:24) in function 'image_stream'... converting 5 basic blocks.
Command         transform done; 243.61 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:17:47 ; elapsed = 00:17:48 . Memory (MB): peak = 2608.562 ; gain = 1820.125 ; free physical = 28261 ; free virtual = 150212
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu_stream2' (firmware/nnet_utils/nnet_activation.h:118:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large_stream.h:63:89)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc119' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in function 'dense_large_stream'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream'.
Command         transform done; 1633.55 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:45:05 ; elapsed = 00:45:01 . Memory (MB): peak = 2800.562 ; gain = 2012.125 ; free physical = 28128 ; free virtual = 150082
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2650.93 sec.
Command     elaborate done; 2697.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model relu_stream2 
Execute       preproc_iomode -model dense_large_stream 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       apply_spec_resource_limit dense_large_stream 
INFO-FLOW: Configuring Module : relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       apply_spec_resource_limit relu_stream2 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       cdfg_preprocess -model dense_large_stream 
Command       cdfg_preprocess done; 24720.5 sec.
Execute       rtl_gen_preprocess dense_large_stream 
INFO-FLOW: Preprocessing Module: relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       cdfg_preprocess -model relu_stream2 
Command       cdfg_preprocess done; 1.36 sec.
Execute       rtl_gen_preprocess relu_stream2 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Command       set_default_model done; 0.18 sec.
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27424 seconds; current allocated memory: 2.851 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.851 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 2.855 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 9.85 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 9.53 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 19.72 seconds; current allocated memory: 2.863 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 10.42 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 9.5 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.94 seconds; current allocated memory: 2.863 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 2.863 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream 
Execute       schedule -model dense_large_stream 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 11:59:42 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.27 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.56 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.67 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.09 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 6.64 sec.
INFO-FLOW: Done: GCC PP time: 12.4 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.62 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 3.98 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.54 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.06 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.57 sec.
Command       tidy_31 done; 8.78 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 16.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 5.98 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.66 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 25999 ; free virtual = 155987
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 25999 ; free virtual = 155987
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.38 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.36 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
Command         transform done; 100.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:31 ; elapsed = 00:02:34 . Memory (MB): peak = 1268.672 ; gain = 480.133 ; free physical = 20702 ; free virtual = 150690
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
Command         transform done; 0.18 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:32 ; elapsed = 00:02:34 . Memory (MB): peak = 1268.672 ; gain = 480.133 ; free physical = 20702 ; free virtual = 150690
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:118:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:129) in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:157) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc119'
	 'image_stream'.
Command         transform done; 250.51 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:157:24) in function 'image_stream'... converting 5 basic blocks.
Command         transform done; 62.48 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:45 ; elapsed = 00:07:47 . Memory (MB): peak = 1412.676 ; gain = 624.137 ; free physical = 23268 ; free virtual = 153596
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu_stream2' (firmware/nnet_utils/nnet_activation.h:118:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc119' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream'.
Command         transform done; 82.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:09:08 ; elapsed = 00:09:10 . Memory (MB): peak = 1412.676 ; gain = 624.137 ; free physical = 22759 ; free virtual = 153085
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 497.48 sec.
Command     elaborate done; 543.48 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model relu_stream2 
Execute       preproc_iomode -model dense_large_stream 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       apply_spec_resource_limit dense_large_stream 
INFO-FLOW: Configuring Module : relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       apply_spec_resource_limit relu_stream2 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       cdfg_preprocess -model dense_large_stream 
Command       cdfg_preprocess done; 0.82 sec.
Execute       rtl_gen_preprocess dense_large_stream 
INFO-FLOW: Preprocessing Module: relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       cdfg_preprocess -model relu_stream2 
Command       cdfg_preprocess done; 1.38 sec.
Execute       rtl_gen_preprocess relu_stream2 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 552.26 seconds; current allocated memory: 496.201 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 496.297 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 501.076 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 3.65 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 3.38 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 7.37 seconds; current allocated memory: 508.517 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 4.28 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 3.5 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.8 seconds; current allocated memory: 509.253 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 509.303 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream 
Execute       schedule -model dense_large_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 108.48 sec.
INFO: [HLS 200-111]  Elapsed time: 108.53 seconds; current allocated memory: 519.094 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.sched.rpt 
Command       syn_report done; 5.7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.sched.adb -f 
Command       db_write done; 5.4 sec.
INFO-FLOW: Finish scheduling dense_large_stream.
Execute       set_default_model dense_large_stream 
Execute       bind -model dense_large_stream 
BIND OPTION: model=dense_large_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.09 sec.
INFO: [HLS 200-111]  Elapsed time: 12.2 seconds; current allocated memory: 538.436 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.bind.rpt 
Command       syn_report done; 6.51 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.bind.adb -f 
Command       db_write done; 5.81 sec.
INFO-FLOW: Finish binding dense_large_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream2 
Execute       schedule -model relu_stream2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.14 sec.
INFO: [HLS 200-111]  Elapsed time: 23.47 seconds; current allocated memory: 547.644 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.sched.rpt 
Command       syn_report done; 5.84 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.sched.adb -f 
Command       db_write done; 5.52 sec.
INFO-FLOW: Finish scheduling relu_stream2.
Execute       set_default_model relu_stream2 
Execute       bind -model relu_stream2 
BIND OPTION: model=relu_stream2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.02 sec.
INFO: [HLS 200-111]  Elapsed time: 12.39 seconds; current allocated memory: 564.484 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.bind.rpt 
Command       syn_report done; 7.28 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.bind.adb -f 
Command       db_write done; 5.82 sec.
INFO-FLOW: Finish binding relu_stream2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 13.35 seconds; current allocated memory: 567.333 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 2 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 1.99 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.35 sec.
INFO: [HLS 200-111]  Elapsed time: 6.35 seconds; current allocated memory: 580.037 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 4.32 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 2.08 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.91 sec.
INFO: [HLS 200-111]  Elapsed time: 7.35 seconds; current allocated memory: 582.985 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 1.05 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command       db_write done; 1.06 sec.
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.68 sec.
INFO: [HLS 200-111]  Elapsed time: 3.83 seconds; current allocated memory: 591.924 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 3.48 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command       db_write done; 1.09 sec.
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large_stream 
Execute       rtl_gen_preprocess relu_stream2 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 4.6 seconds; current allocated memory: 594.392 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.63 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 606.081 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 4.04 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 3.31 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 624.532 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream' is 8216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
Command       create_rtl_model done; 123.19 sec.
INFO: [HLS 200-111]  Elapsed time: 123.24 seconds; current allocated memory: 673.511 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Command       gen_rtl done; 1.27 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream 
Command       gen_rtl done; 0.73 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream 
Command       gen_rtl done; 1.18 sec.
Execute       syn_report -csynth -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.rpt 
Command       syn_report done; 0.63 sec.
Execute       syn_report -rtlxml -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.xml 
Command       syn_report done; 0.31 sec.
Execute       syn_report -verbosereport -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.rpt 
Command       syn_report done; 6.12 sec.
Execute       db_write -model dense_large_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.adb 
Command       db_write done; 6.03 sec.
Execute       gen_tb_info dense_large_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream2' is 9216 from HDL expression: (~((layer6_out_V_V_244_empty_n == 1'b0) | (layer6_out_V_V_243_empty_n == 1'b0) | (layer6_out_V_V_242_empty_n == 1'b0) | (layer6_out_V_V_19_empty_n == 1'b0) | (layer6_out_V_V_241_empty_n == 1'b0) | (layer6_out_V_V_240_empty_n == 1'b0) | (layer6_out_V_V_239_empty_n == 1'b0) | (layer6_out_V_V_238_empty_n == 1'b0) | (layer6_out_V_V_237_empty_n == 1'b0) | (layer6_out_V_V_236_empty_n == 1'b0) | (layer6_out_V_V_235_empty_n == 1'b0) | (layer6_out_V_V_234_empty_n == 1'b0) | (layer6_out_V_V_233_empty_n == 1'b0) | (layer6_out_V_V_232_empty_n == 1'b0) | (layer6_out_V_V_18_empty_n == 1'b0) | (layer6_out_V_V_231_empty_n == 1'b0) | (layer6_out_V_V_230_empty_n == 1'b0) | (layer6_out_V_V_229_empty_n == 1'b0) | (layer6_out_V_V_228_empty_n == 1'b0) | (layer6_out_V_V_227_empty_n == 1'b0) | (layer6_out_V_V_226_empty_n == 1'b0) | (layer6_out_V_V_225_empty_n == 1'b0) | (layer6_out_V_V_224_empty_n == 1'b0) | (layer6_out_V_V_223_empty_n == 1'b0) | (layer6_out_V_V_222_empty_n == 1'b0) | (layer6_out_V_V_17_empty_n == 1'b0) | (layer6_out_V_V_221_empty_n == 1'b0) | (layer6_out_V_V_220_empty_n == 1'b0) | (layer6_out_V_V_219_empty_n == 1'b0) | (layer6_out_V_V_218_empty_n == 1'b0) | (layer6_out_V_V_217_empty_n == 1'b0) | (layer6_out_V_V_216_empty_n == 1'b0) | (layer6_out_V_V_215_empty_n == 1'b0) | (layer6_out_V_V_214_empty_n == 1'b0) | (layer6_out_V_V_213_empty_n == 1'b0) | (layer6_out_V_V_212_empty_n == 1'b0) | (layer6_out_V_V_16_empty_n == 1'b0) | (layer6_out_V_V_211_empty_n == 1'b0) | (layer6_out_V_V_210_empty_n == 1'b0) | (layer6_out_V_V_209_empty_n == 1'b0) | (layer6_out_V_V_208_empty_n == 1'b0) | (layer6_out_V_V_207_empty_n == 1'b0) | (layer6_out_V_V_206_empty_n == 1'b0) | (layer6_out_V_V_205_empty_n == 1'b0) | (layer6_out_V_V_204_empty_n == 1'b0) | (layer6_out_V_V_203_empty_n == 1'b0) | (layer6_out_V_V_202_empty_n == 1'b0) | (layer6_out_V_V_15_empty_n == 1'b0) | (layer6_out_V_V_201_empty_n == 1'b0) | (layer6_out_V_V_200_empty_n == 1'b0) | (layer6_out_V_V_199_empty_n == 1'b0) | (layer6_out_V_V_198_empty_n == 1'b0) | (layer6_out_V_V_197_empty_n == 1'b0) | (layer6_out_V_V_196_empty_n == 1'b0) | (layer6_out_V_V_195_empty_n == 1'b0) | (layer6_out_V_V_194_empty_n == 1'b0) | (layer6_out_V_V_193_empty_n == 1'b0) | (layer6_out_V_V_192_empty_n == 1'b0) | (layer6_out_V_V_14_empty_n == 1'b0) | (layer6_out_V_V_191_empty_n == 1'b0) | (layer6_out_V_V_190_empty_n == 1'b0) | (layer6_out_V_V_189_empty_n == 1'b0) | (layer6_out_V_V_188_empty_n == 1'b0) | (layer6_out_V_V_187_empty_n == 1'b0) | (layer6_out_V_V_186_empty_n == 1'b0) | (layer6_out_V_V_185_empty_n == 1'b0) | (layer6_out_V_V_184_empty_n == 1'b0) | (layer6_out_V_V_183_empty_n == 1'b0) | (layer6_out_V_V_182_empty_n == 1'b0) | (layer6_out_V_V_13_empty_n == 1'b0) | (layer6_out_V_V_181_empty_n == 1'b0) | (layer6_out_V_V_180_empty_n == 1'b0) | (layer6_out_V_V_179_empty_n == 1'b0) | (layer6_out_V_V_178_empty_n == 1'b0) | (layer6_out_V_V_177_empty_n == 1'b0) | (layer6_out_V_V_176_empty_n == 1'b0) | (layer6_out_V_V_175_empty_n == 1'b0) | (layer6_out_V_V_174_empty_n == 1'b0) | (layer6_out_V_V_173_empty_n == 1'b0) | (layer6_out_V_V_172_empty_n == 1'b0) | (layer6_out_V_V_12_empty_n == 1'b0) | (layer6_out_V_V_171_empty_n == 1'b0) | (layer6_out_V_V_170_empty_n == 1'b0) | (layer6_out_V_V_169_empty_n == 1'b0) | (layer6_out_V_V_168_empty_n == 1'b0) | (layer6_out_V_V_167_empty_n == 1'b0) | (layer6_out_V_V_166_empty_n == 1'b0) | (layer6_out_V_V_165_empty_n == 1'b0) | (layer6_out_V_V_164_empty_n == 1'b0) | (layer6_out_V_V_163_empty_n == 1'b0) | (layer6_out_V_V_162_empty_n == 1'b0) | (layer6_out_V_V_11_empty_n == 1'b0) | (layer6_out_V_V_161_empty_n == 1'b0) | (layer6_out_V_V_160_empty_n == 1'b0) | (layer6_out_V_V_159_empty_n == 1'b0) | (layer6_out_V_V_158_empty_n == 1'b0) | (layer6_out_V_V_157_empty_n == 1'b0) | (layer6_out_V_V_156_empty_n == 1'b0) | (layer6_out_V_V_155_empty_n == 1'b0) | (layer6_out_V_V_154_empty_n == 1'b0) | (layer6_out_V_V_153_empty_n == 1'b0) | (layer6_out_V_V_152_empty_n == 1'b0) | (layer6_out_V_V_10_empty_n == 1'b0) | (layer6_out_V_V_151_empty_n == 1'b0) | (layer6_out_V_V_150_empty_n == 1'b0) | (layer6_out_V_V_149_empty_n == 1'b0) | (layer6_out_V_V_148_empty_n == 1'b0) | (layer6_out_V_V_147_empty_n == 1'b0) | (layer6_out_V_V_146_empty_n == 1'b0) | (layer6_out_V_V_145_empty_n == 1'b0) | (ap_start == 1'b0) | (layer6_out_V_V_144_empty_n == 1'b0) | (layer6_out_V_V_143_empty_n == 1'b0) | (layer6_out_V_V_142_empty_n == 1'b0) | (layer6_out_V_V_9_empty_n == 1'b0) | (layer6_out_V_V_141_empty_n == 1'b0) | (layer6_out_V_V_140_empty_n == 1'b0) | (layer6_out_V_V_139_empty_n == 1'b0) | (layer6_out_V_V_138_empty_n == 1'b0) | (layer6_out_V_V_137_empty_n == 1'b0) | (layer6_out_V_V_136_empty_n == 1'b0) | (layer6_out_V_V_135_empty_n == 1'b0) | (layer6_out_V_V_134_empty_n == 1'b0) | (layer6_out_V_V_133_empty_n == 1'b0) | (layer6_out_V_V_132_empty_n == 1'b0) | (layer6_out_V_V_8_empty_n == 1'b0) | (layer6_out_V_V_131_empty_n == 1'b0) | (layer6_out_V_V_130_empty_n == 1'b0) | (layer6_out_V_V_129_empty_n == 1'b0) | (layer6_out_V_V_128_empty_n == 1'b0) | (layer6_out_V_V_127_empty_n == 1'b0) | (layer6_out_V_V_126_empty_n == 1'b0) | (layer6_out_V_V_125_empty_n == 1'b0) | (layer6_out_V_V_124_empty_n == 1'b0) | (layer6_out_V_V_123_empty_n == 1'b0) | (layer6_out_V_V_122_empty_n == 1'b0) | (layer6_out_V_V_7_empty_n == 1'b0) | (layer6_out_V_V_121_empty_n == 1'b0) | (layer6_out_V_V_120_empty_n == 1'b0) | (layer6_out_V_V_119_empty_n == 1'b0) | (layer6_out_V_V_118_empty_n == 1'b0) | (layer6_out_V_V_117_empty_n == 1'b0) | (layer6_out_V_V_116_empty_n == 1'b0) | (layer6_out_V_V_115_empty_n == 1'b0) | (layer6_out_V_V_114_empty_n == 1'b0) | (layer6_out_V_V_113_empty_n == 1'b0) | (layer6_out_V_V_112_empty_n == 1'b0) | (layer6_out_V_V_6_empty_n == 1'b0) | (layer6_out_V_V_111_empty_n == 1'b0) | (layer6_out_V_V_110_empty_n == 1'b0) | (layer6_out_V_V_109_empty_n == 1'b0) | (layer6_out_V_V_108_empty_n == 1'b0) | (layer6_out_V_V_107_empty_n == 1'b0) | (layer6_out_V_V_106_empty_n == 1'b0) | (layer6_out_V_V_105_empty_n == 1'b0) | (layer6_out_V_V_104_empty_n == 1'b0) | (layer6_out_V_V_103_empty_n == 1'b0) | (layer6_out_V_V_102_empty_n == 1'b0) | (layer6_out_V_V_5_empty_n == 1'b0) | (layer6_out_V_V_101_empty_n == 1'b0) | (layer6_out_V_V_100_empty_n == 1'b0) | (layer6_out_V_V_99_empty_n == 1'b0) | (layer6_out_V_V_98_empty_n == 1'b0) | (layer6_out_V_V_97_empty_n == 1'b0) | (layer6_out_V_V_96_empty_n == 1'b0) | (layer6_out_V_V_95_empty_n == 1'b0) | (layer6_out_V_V_94_empty_n == 1'b0) | (layer6_out_V_V_93_empty_n == 1'b0) | (layer6_out_V_V_92_empty_n == 1'b0) | (layer6_out_V_V_4_empty_n == 1'b0) | (layer6_out_V_V_91_empty_n == 1'b0) | (layer6_out_V_V_90_empty_n == 1'b0) | (layer6_out_V_V_89_empty_n == 1'b0) | (layer6_out_V_V_88_empty_n == 1'b0) | (layer6_out_V_V_87_empty_n == 1'b0) | (layer6_out_V_V_86_empty_n == 1'b0) | (layer6_out_V_V_85_empty_n == 1'b0) | (layer6_out_V_V_84_empty_n == 1'b0) | (layer6_out_V_V_83_empty_n == 1'b0) | (layer6_out_V_V_82_empty_n == 1'b0) | (layer6_out_V_V_3_empty_n == 1'b0) | (layer6_out_V_V_81_empty_n == 1'b0) | (layer6_out_V_V_80_empty_n == 1'b0) | (layer6_out_V_V_79_empty_n == 1'b0) | (layer6_out_V_V_78_empty_n == 1'b0) | (layer6_out_V_V_77_empty_n == 1'b0) | (layer6_out_V_V_76_empty_n == 1'b0) | (layer6_out_V_V_75_empty_n == 1'b0) | (layer6_out_V_V_74_empty_n == 1'b0) | (layer6_out_V_V_73_empty_n == 1'b0) | (layer6_out_V_V_72_empty_n == 1'b0) | (layer6_out_V_V_2_empty_n == 1'b0) | (layer6_out_V_V_71_empty_n == 1'b0) | (layer6_out_V_V_70_empty_n == 1'b0) | (layer6_out_V_V_69_empty_n == 1'b0) | (layer6_out_V_V_68_empty_n == 1'b0) | (layer6_out_V_V_67_empty_n == 1'b0) | (layer6_out_V_V_66_empty_n == 1'b0) | (layer6_out_V_V_65_empty_n == 1'b0) | (layer6_out_V_V_64_empty_n == 1'b0) | (layer6_out_V_V_63_empty_n == 1'b0) | (layer6_out_V_V_62_empty_n == 1'b0) | (layer6_out_V_V_1_empty_n == 1'b0) | (layer6_out_V_V_61_empty_n == 1'b0) | (layer6_out_V_V_60_empty_n == 1'b0) | (layer6_out_V_V_59_empty_n == 1'b0) | (layer6_out_V_V_58_empty_n == 1'b0) | (layer6_out_V_V_57_empty_n == 1'b0) | (layer6_out_V_V_56_empty_n == 1'b0) | (layer6_out_V_V_55_empty_n == 1'b0) | (layer6_out_V_V_54_empty_n == 1'b0) | (layer6_out_V_V_53_empty_n == 1'b0) | (layer6_out_V_V_52_empty_n == 1'b0) | (layer6_out_V_V_0_empty_n == 1'b0) | (layer6_out_V_V_51_empty_n == 1'b0) | (layer6_out_V_V_50_empty_n == 1'b0) | (layer6_out_V_V_49_empty_n == 1'b0) | (layer6_out_V_V_48_empty_n == 1'b0) | (layer6_out_V_V_47_empty_n == 1'b0) | (layer6_out_V_V_46_empty_n == 1'b0) | (layer6_out_V_V_511_empty_n == 1'b0) | (layer6_out_V_V_510_empty_n == 1'b0) | (layer6_out_V_V_509_empty_n == 1'b0) | (layer6_out_V_V_508_empty_n == 1'b0) | (layer6_out_V_V_507_empty_n == 1'b0) | (layer6_out_V_V_506_empty_n == 1'b0) | (layer6_out_V_V_505_empty_n == 1'b0) | (layer6_out_V_V_504_empty_n == 1'b0) | (layer6_out_V_V_503_empty_n == 1'b0) | (layer6_out_V_V_502_empty_n == 1'b0) | (layer6_out_V_V_45_empty_n == 1'b0) | (layer6_out_V_V_501_empty_n == 1'b0) | (layer6_out_V_V_500_empty_n == 1'b0) | (layer6_out_V_V_499_empty_n == 1'b0) | (layer6_out_V_V_498_empty_n == 1'b0) | (layer6_out_V_V_497_empty_n == 1'b0) | (layer6_out_V_V_496_empty_n == 1'b0) | (layer6_out_V_V_495_empty_n == 1'b0) | (layer6_out_V_V_494_empty_n == 1'b0) | (layer6_out_V_V_493_empty_n == 1'b0) | (layer6_out_V_V_492_empty_n == 1'b0) | (layer6_out_V_V_44_empty_n == 1'b0) | (layer6_out_V_V_491_empty_n == 1'b0) | (layer6_out_V_V_490_empty_n == 1'b0) | (layer6_out_V_V_489_empty_n == 1'b0) | (layer6_out_V_V_488_empty_n == 1'b0) | (layer6_out_V_V_487_empty_n == 1'b0) | (layer6_out_V_V_486_empty_n == 1'b0) | (layer6_out_V_V_485_empty_n == 1'b0) | (layer6_out_V_V_484_empty_n == 1'b0) | (layer6_out_V_V_483_empty_n == 1'b0) | (layer6_out_V_V_482_empty_n == 1'b0) | (layer6_out_V_V_43_empty_n == 1'b0) | (layer6_out_V_V_481_empty_n == 1'b0) | (layer6_out_V_V_480_empty_n == 1'b0) | (layer6_out_V_V_479_empty_n == 1'b0) | (layer6_out_V_V_478_empty_n == 1'b0) | (layer6_out_V_V_477_empty_n == 1'b0) | (layer6_out_V_V_476_empty_n == 1'b0) | (layer6_out_V_V_475_empty_n == 1'b0) | (layer6_out_V_V_474_empty_n == 1'b0) | (layer6_out_V_V_473_empty_n == 1'b0) | (layer6_out_V_V_472_empty_n == 1'b0) | (layer6_out_V_V_42_empty_n == 1'b0) | (layer6_out_V_V_471_empty_n == 1'b0) | (layer6_out_V_V_470_empty_n == 1'b0) | (layer6_out_V_V_469_empty_n == 1'b0) | (layer6_out_V_V_468_empty_n == 1'b0) | (layer6_out_V_V_467_empty_n == 1'b0) | (layer6_out_V_V_466_empty_n == 1'b0) | (layer6_out_V_V_465_empty_n == 1'b0) | (layer6_out_V_V_464_empty_n == 1'b0) | (layer6_out_V_V_463_empty_n == 1'b0) | (layer6_out_V_V_462_empty_n == 1'b0) | (layer6_out_V_V_41_empty_n == 1'b0) | (layer6_out_V_V_461_empty_n == 1'b0) | (layer6_out_V_V_460_empty_n == 1'b0) | (layer6_out_V_V_459_empty_n == 1'b0) | (layer6_out_V_V_458_empty_n == 1'b0) | (layer6_out_V_V_457_empty_n == 1'b0) | (layer6_out_V_V_456_empty_n == 1'b0) | (layer6_out_V_V_455_empty_n == 1'b0) | (layer6_out_V_V_454_empty_n == 1'b0) | (layer6_out_V_V_453_empty_n == 1'b0) | (layer6_out_V_V_452_empty_n == 1'b0) | (layer6_out_V_V_40_empty_n == 1'b0) | (layer6_out_V_V_451_empty_n == 1'b0) | (layer6_out_V_V_450_empty_n == 1'b0) | (layer6_out_V_V_449_empty_n == 1'b0) | (layer6_out_V_V_448_empty_n == 1'b0) | (layer6_out_V_V_447_empty_n == 1'b0) | (layer6_out_V_V_446_empty_n == 1'b0) | (layer6_out_V_V_445_empty_n == 1'b0) | (layer6_out_V_V_444_empty_n == 1'b0) | (layer6_out_V_V_443_empty_n == 1'b0) | (layer6_out_V_V_442_empty_n == 1'b0) | (layer6_out_V_V_39_empty_n == 1'b0) | (layer6_out_V_V_441_empty_n == 1'b0) | (layer6_out_V_V_440_empty_n == 1'b0) | (layer6_out_V_V_439_empty_n == 1'b0) | (layer6_out_V_V_438_empty_n == 1'b0) | (layer6_out_V_V_437_empty_n == 1'b0) | (layer6_out_V_V_436_empty_n == 1'b0) | (layer6_out_V_V_435_empty_n == 1'b0) | (layer6_out_V_V_434_empty_n == 1'b0) | (layer6_out_V_V_433_empty_n == 1'b0) | (layer6_out_V_V_432_empty_n == 1'b0) | (layer6_out_V_V_38_empty_n == 1'b0) | (layer6_out_V_V_431_empty_n == 1'b0) | (layer6_out_V_V_430_empty_n == 1'b0) | (layer6_out_V_V_429_empty_n == 1'b0) | (layer6_out_V_V_428_empty_n == 1'b0) | (layer6_out_V_V_427_empty_n == 1'b0) | (layer6_out_V_V_426_empty_n == 1'b0) | (layer6_out_V_V_425_empty_n == 1'b0) | (layer6_out_V_V_424_empty_n == 1'b0) | (layer6_out_V_V_423_empty_n == 1'b0) | (layer6_out_V_V_422_empty_n == 1'b0) | (layer6_out_V_V_37_empty_n == 1'b0) | (layer6_out_V_V_421_empty_n == 1'b0) | (layer6_out_V_V_420_empty_n == 1'b0) | (layer6_out_V_V_419_empty_n == 1'b0) | (layer6_out_V_V_418_empty_n == 1'b0) | (layer6_out_V_V_417_empty_n == 1'b0) | (layer6_out_V_V_416_empty_n == 1'b0) | (layer6_out_V_V_415_empty_n == 1'b0) | (layer6_out_V_V_414_empty_n == 1'b0) | (layer6_out_V_V_413_empty_n == 1'b0) | (layer6_out_V_V_412_empty_n == 1'b0) | (layer6_out_V_V_36_empty_n == 1'b0) | (layer6_out_V_V_411_empty_n == 1'b0) | (layer6_out_V_V_410_empty_n == 1'b0) | (layer6_out_V_V_409_empty_n == 1'b0) | (layer6_out_V_V_408_empty_n == 1'b0) | (layer6_out_V_V_407_empty_n == 1'b0) | (layer6_out_V_V_406_empty_n == 1'b0) | (layer6_out_V_V_405_empty_n == 1'b0) | (layer6_out_V_V_404_empty_n == 1'b0) | (layer6_out_V_V_403_empty_n == 1'b0) | (layer6_out_V_V_402_empty_n == 1'b0) | (layer6_out_V_V_35_empty_n == 1'b0) | (layer6_out_V_V_401_empty_n == 1'b0) | (layer6_out_V_V_400_empty_n == 1'b0) | (layer6_out_V_V_399_empty_n == 1'b0) | (layer6_out_V_V_398_empty_n == 1'b0) | (layer6_out_V_V_397_empty_n == 1'b0) | (layer6_out_V_V_396_empty_n == 1'b0) | (layer6_out_V_V_395_empty_n == 1'b0) | (layer6_out_V_V_394_empty_n == 1'b0) | (layer6_out_V_V_393_empty_n == 1'b0) | (layer6_out_V_V_392_empty_n == 1'b0) | (layer6_out_V_V_34_empty_n == 1'b0) | (layer6_out_V_V_391_empty_n == 1'b0) | (layer6_out_V_V_390_empty_n == 1'b0) | (layer6_out_V_V_389_empty_n == 1'b0) | (layer6_out_V_V_388_empty_n == 1'b0) | (layer6_out_V_V_387_empty_n == 1'b0) | (layer6_out_V_V_386_empty_n == 1'b0) | (layer6_out_V_V_385_empty_n == 1'b0) | (layer6_out_V_V_384_empty_n == 1'b0) | (layer6_out_V_V_383_empty_n == 1'b0) | (layer6_out_V_V_382_empty_n == 1'b0) | (layer6_out_V_V_33_empty_n == 1'b0) | (layer6_out_V_V_381_empty_n == 1'b0) | (layer6_out_V_V_380_empty_n == 1'b0) | (layer6_out_V_V_379_empty_n == 1'b0) | (layer6_out_V_V_378_empty_n == 1'b0) | (layer6_out_V_V_377_empty_n == 1'b0) | (layer6_out_V_V_376_empty_n == 1'b0) | (layer6_out_V_V_375_empty_n == 1'b0) | (layer6_out_V_V_374_empty_n == 1'b0) | (layer6_out_V_V_373_empty_n == 1'b0) | (layer6_out_V_V_372_empty_n == 1'b0) | (layer6_out_V_V_32_empty_n == 1'b0) | (layer6_out_V_V_371_empty_n == 1'b0) | (layer6_out_V_V_370_empty_n == 1'b0) | (layer6_out_V_V_369_empty_n == 1'b0) | (layer6_out_V_V_368_empty_n == 1'b0) | (layer6_out_V_V_367_empty_n == 1'b0) | (layer6_out_V_V_366_empty_n == 1'b0) | (layer6_out_V_V_365_empty_n == 1'b0) | (layer6_out_V_V_364_empty_n == 1'b0) | (layer6_out_V_V_363_empty_n == 1'b0) | (layer6_out_V_V_362_empty_n == 1'b0) | (layer6_out_V_V_31_empty_n == 1'b0) | (layer6_out_V_V_361_empty_n == 1'b0) | (layer6_out_V_V_360_empty_n == 1'b0) | (layer6_out_V_V_359_empty_n == 1'b0) | (layer6_out_V_V_358_empty_n == 1'b0) | (layer6_out_V_V_357_empty_n == 1'b0) | (layer6_out_V_V_356_empty_n == 1'b0) | (layer6_out_V_V_355_empty_n == 1'b0) | (layer6_out_V_V_354_empty_n == 1'b0) | (layer6_out_V_V_353_empty_n == 1'b0) | (layer6_out_V_V_352_empty_n == 1'b0) | (layer6_out_V_V_30_empty_n == 1'b0) | (layer6_out_V_V_351_empty_n == 1'b0) | (layer6_out_V_V_350_empty_n == 1'b0) | (layer6_out_V_V_349_empty_n == 1'b0) | (layer6_out_V_V_348_empty_n == 1'b0) | (layer6_out_V_V_347_empty_n == 1'b0) | (layer6_out_V_V_346_empty_n == 1'b0) | (layer6_out_V_V_345_empty_n == 1'b0) | (layer6_out_V_V_344_empty_n == 1'b0) | (layer6_out_V_V_343_empty_n == 1'b0) | (layer6_out_V_V_342_empty_n == 1'b0) | (layer6_out_V_V_29_empty_n == 1'b0) | (layer6_out_V_V_341_empty_n == 1'b0) | (layer6_out_V_V_340_empty_n == 1'b0) | (layer6_out_V_V_339_empty_n == 1'b0) | (layer6_out_V_V_338_empty_n == 1'b0) | (layer6_out_V_V_337_empty_n == 1'b0) | (layer6_out_V_V_336_empty_n == 1'b0) | (layer6_out_V_V_335_empty_n == 1'b0) | (layer6_out_V_V_334_empty_n == 1'b0) | (layer6_out_V_V_333_empty_n == 1'b0) | (layer6_out_V_V_332_empty_n == 1'b0) | (layer6_out_V_V_28_empty_n == 1'b0) | (layer6_out_V_V_331_empty_n == 1'b0) | (layer6_out_V_V_330_empty_n == 1'b0) | (layer6_out_V_V_329_empty_n == 1'b0) | (layer6_out_V_V_328_empty_n == 1'b0) | (layer6_out_V_V_327_empty_n == 1'b0) | (layer6_out_V_V_326_empty_n == 1'b0) | (layer6_out_V_V_325_empty_n == 1'b0) | (layer6_out_V_V_324_empty_n == 1'b0) | (layer6_out_V_V_323_empty_n == 1'b0) | (layer6_out_V_V_322_empty_n == 1'b0) | (layer6_out_V_V_27_empty_n == 1'b0) | (layer6_out_V_V_321_empty_n == 1'b0) | (layer6_out_V_V_320_empty_n == 1'b0) | (layer6_out_V_V_319_empty_n == 1'b0) | (layer6_out_V_V_318_empty_n == 1'b0) | (layer6_out_V_V_317_empty_n == 1'b0) | (layer6_out_V_V_316_empty_n == 1'b0) | (layer6_out_V_V_315_empty_n == 1'b0) | (layer6_out_V_V_314_empty_n == 1'b0) | (layer6_out_V_V_313_empty_n == 1'b0) | (layer6_out_V_V_312_empty_n == 1'b0) | (layer6_out_V_V_26_empty_n == 1'b0) | (layer6_out_V_V_311_empty_n == 1'b0) | (layer6_out_V_V_310_empty_n == 1'b0) | (layer6_out_V_V_309_empty_n == 1'b0) | (layer6_out_V_V_308_empty_n == 1'b0) | (layer6_out_V_V_307_empty_n == 1'b0) | (layer6_out_V_V_306_empty_n == 1'b0) | (layer6_out_V_V_305_empty_n == 1'b0) | (layer6_out_V_V_304_empty_n == 1'b0) | (layer6_out_V_V_303_empty_n == 1'b0) | (layer6_out_V_V_302_empty_n == 1'b0) | (layer6_out_V_V_25_empty_n == 1'b0) | (layer6_out_V_V_301_empty_n == 1'b0) | (layer6_out_V_V_300_empty_n == 1'b0) | (layer6_out_V_V_299_empty_n == 1'b0) | (layer6_out_V_V_298_empty_n == 1'b0) | (layer6_out_V_V_297_empty_n == 1'b0) | (layer6_out_V_V_296_empty_n == 1'b0) | (layer6_out_V_V_295_empty_n == 1'b0) | (layer6_out_V_V_294_empty_n == 1'b0) | (layer6_out_V_V_293_empty_n == 1'b0) | (layer6_out_V_V_292_empty_n == 1'b0) | (layer6_out_V_V_24_empty_n == 1'b0) | (layer6_out_V_V_291_empty_n == 1'b0) | (layer6_out_V_V_290_empty_n == 1'b0) | (layer6_out_V_V_289_empty_n == 1'b0) | (layer6_out_V_V_288_empty_n == 1'b0) | (layer6_out_V_V_287_empty_n == 1'b0) | (layer6_out_V_V_286_empty_n == 1'b0) | (layer6_out_V_V_285_empty_n == 1'b0) | (layer6_out_V_V_284_empty_n == 1'b0) | (layer6_out_V_V_283_empty_n == 1'b0) | (layer6_out_V_V_282_empty_n == 1'b0) | (layer6_out_V_V_23_empty_n == 1'b0) | (layer6_out_V_V_281_empty_n == 1'b0) | (layer6_out_V_V_280_empty_n == 1'b0) | (layer6_out_V_V_279_empty_n == 1'b0) | (layer6_out_V_V_278_empty_n == 1'b0) | (layer6_out_V_V_277_empty_n == 1'b0) | (layer6_out_V_V_276_empty_n == 1'b0) | (layer6_out_V_V_275_empty_n == 1'b0) | (layer6_out_V_V_274_empty_n == 1'b0) | (layer6_out_V_V_273_empty_n == 1'b0) | (layer6_out_V_V_272_empty_n == 1'b0) | (layer6_out_V_V_22_empty_n == 1'b0) | (layer6_out_V_V_271_empty_n == 1'b0) | (layer6_out_V_V_270_empty_n == 1'b0) | (layer6_out_V_V_269_empty_n == 1'b0) | (layer6_out_V_V_268_empty_n == 1'b0) | (layer6_out_V_V_267_empty_n == 1'b0) | (layer6_out_V_V_266_empty_n == 1'b0) | (layer6_out_V_V_265_empty_n == 1'b0) | (layer6_out_V_V_264_empty_n == 1'b0) | (layer6_out_V_V_263_empty_n == 1'b0) | (layer6_out_V_V_262_empty_n == 1'b0) | (layer6_out_V_V_21_empty_n == 1'b0) | (layer6_out_V_V_261_empty_n == 1'b0) | (layer6_out_V_V_260_empty_n == 1'b0) | (layer6_out_V_V_259_empty_n == 1'b0) | (layer6_out_V_V_258_empty_n == 1'b0) | (layer6_out_V_V_257_empty_n == 1'b0) | (layer6_out_V_V_256_empty_n == 1'b0) | (layer6_out_V_V_255_empty_n == 1'b0) | (layer6_out_V_V_254_empty_n == 1'b0) | (layer6_out_V_V_253_empty_n == 1'b0) | (layer6_out_V_V_252_empty_n == 1'b0) | (layer6_out_V_V_20_empty_n == 1'b0) | (layer6_out_V_V_251_empty_n == 1'b0) | (layer6_out_V_V_250_empty_n == 1'b0) | (layer6_out_V_V_249_empty_n == 1'b0) | (layer6_out_V_V_248_empty_n == 1'b0) | (layer6_out_V_V_247_empty_n == 1'b0) | (layer6_out_V_V_246_empty_n == 1'b0) | (layer6_out_V_V_245_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream2'.
Command       create_rtl_model done; 2.34 sec.
INFO: [HLS 200-111]  Elapsed time: 19.19 seconds; current allocated memory: 751.072 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream2 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Command       gen_rtl done; 0.41 sec.
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream2 
Command       gen_rtl done; 0.27 sec.
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream2 
Command       gen_rtl done; 0.39 sec.
Execute       syn_report -csynth -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.rpt 
Command       syn_report done; 1.01 sec.
Execute       syn_report -rtlxml -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.xml 
Command       syn_report done; 0.5 sec.
Execute       syn_report -verbosereport -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.rpt 
Command       syn_report done; 6.2 sec.
Execute       db_write -model relu_stream2 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.adb 
Command       db_write done; 5.85 sec.
Execute       gen_tb_info relu_stream2 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'image_stream' is 8196 from HDL expression: (~((tmp_3_relu_stream2_fu_11155_layer6_out_V_V_511_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_510_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_509_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_508_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_507_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_506_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_505_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_504_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_503_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_502_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_501_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_500_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_499_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_498_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_497_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_496_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_495_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_494_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_493_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_492_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_491_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_490_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_489_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_488_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_487_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_486_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_485_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_484_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_483_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_482_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_481_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_480_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_479_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_478_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_477_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_476_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_475_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_474_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_473_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_472_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_471_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_470_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_469_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_468_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_467_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_466_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_465_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_464_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_463_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_462_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_461_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_460_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_459_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_458_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_457_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_456_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_455_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_454_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_453_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_452_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_451_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_450_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_449_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_448_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_447_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_446_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_445_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_444_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_443_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_442_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_441_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_440_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_439_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_438_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_437_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_436_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_435_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_434_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_433_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_432_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_431_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_430_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_429_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_428_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_427_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_426_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_425_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_424_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_423_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_422_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_421_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_420_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_419_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_418_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_417_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_416_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_415_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_414_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_413_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_412_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_411_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_410_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_409_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_408_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_407_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_406_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_405_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_404_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_403_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_402_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_401_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_400_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_399_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_398_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_397_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_396_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_395_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_394_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_393_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_392_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_391_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_390_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_389_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_388_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_387_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_386_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_385_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_384_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_383_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_382_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_381_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_380_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_379_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_378_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_377_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_376_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_375_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_374_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_373_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_372_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_371_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_370_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_369_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_368_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_367_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_366_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_365_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_364_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_363_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_362_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_361_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_360_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_359_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_358_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_357_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_356_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_355_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_354_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_353_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_352_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_351_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_350_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_349_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_348_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_347_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_346_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_345_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_344_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_343_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_342_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_341_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_340_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_339_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_338_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_337_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_336_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_335_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_334_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_333_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_332_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_331_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_330_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_329_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_328_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_327_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_326_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_325_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_324_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_323_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_322_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_321_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_320_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_319_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_318_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_317_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_316_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_315_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_314_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_313_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_312_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_311_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_310_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_309_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_308_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_307_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_306_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_305_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_304_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_303_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_302_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_301_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_300_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_299_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_298_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_297_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_296_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_295_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_294_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_293_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_292_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_291_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_290_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_289_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_288_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_287_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_286_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_285_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_284_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_283_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_282_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_281_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_280_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_279_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_278_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_277_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_276_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_275_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_274_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_273_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_272_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_271_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_270_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_269_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_268_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_267_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_266_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_265_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_264_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_263_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_262_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_261_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_260_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_259_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_258_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_257_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_256_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_255_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_254_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_253_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_252_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_251_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_250_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_249_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_248_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_247_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_246_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_245_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_244_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_243_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_242_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_241_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_240_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_239_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_238_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_237_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_236_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_235_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_234_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_233_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_232_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_231_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_230_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_229_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_228_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_227_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_226_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_225_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_224_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_223_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_222_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_221_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_220_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_219_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_218_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_217_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_216_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_215_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_214_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_213_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_212_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_211_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_210_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_209_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_208_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_207_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_206_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_205_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_204_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_203_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_202_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_201_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_200_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_199_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_198_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_197_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_196_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_195_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_194_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_193_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_192_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_191_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_190_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_189_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_188_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_187_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_186_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_185_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_184_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_183_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_182_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_181_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_180_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_179_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_178_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_177_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_176_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_175_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_174_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_173_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_172_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_171_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_170_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_169_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_168_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_167_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_166_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_165_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_164_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_163_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_162_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_161_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_160_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_159_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_158_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_157_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_156_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_155_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_154_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_153_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_152_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_151_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_150_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_149_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_148_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_147_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_146_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_145_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_144_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_143_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_142_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_141_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_140_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_139_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_138_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_137_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_136_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_135_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_134_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_133_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_132_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_131_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_130_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_129_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_128_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_127_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_126_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_125_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_124_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_123_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_122_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_121_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_120_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_119_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_118_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_117_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_116_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_115_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_114_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_113_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_112_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_111_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_110_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_109_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_108_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_107_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_106_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_105_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_104_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_103_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_102_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_101_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_100_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_99_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_98_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_97_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_96_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_95_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_94_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_93_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_92_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_91_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_90_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_89_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_88_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_87_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_86_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_85_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_84_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_83_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_82_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_81_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_80_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_79_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_78_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_77_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_76_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_75_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_74_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_73_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_72_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_71_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_70_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_69_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_68_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_67_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_66_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_65_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_64_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_63_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_62_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_61_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_60_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_59_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_58_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_57_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_56_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_55_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_54_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_53_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_52_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_51_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_50_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_49_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_48_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_47_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_46_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_45_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_44_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_43_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_42_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_41_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_40_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_39_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_38_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_37_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_36_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_35_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_34_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_33_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_32_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_31_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_30_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_29_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_28_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_27_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_26_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_25_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_24_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_23_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_22_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_21_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_20_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_19_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_18_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_17_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_16_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_15_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_14_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_13_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_12_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_11_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_10_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_9_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_8_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_7_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_6_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_5_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_4_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_3_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_2_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_1_blk_n == 1'b0) | (tmp_3_relu_stream2_fu_11155_layer6_out_V_V_0_blk_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 7.9 sec.
INFO: [HLS 200-111]  Elapsed time: 23 seconds; current allocated memory: 817.302 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Command       syn_report done; 1.54 sec.
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Command       syn_report done; 0.77 sec.
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 4.46 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 2.98 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w8_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_Addr_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_EN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_Din_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_Dout_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_WEN_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_Clk_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myproject/w8_V_Rst_A' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 9.98 seconds; current allocated memory: 827.830 MB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 3.1 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 1.52 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 3.13 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Found component conv_1d_stream_layer_in_row_Array_V_127.
INFO-FLOW: Append model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
INFO-FLOW: Found component dense_large_stream_w6_V.
INFO-FLOW: Append model dense_large_stream_w6_V
INFO-FLOW: Handling components in module [relu_stream2] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Found component image_stream_layer_in_row_Array_V_128.
INFO-FLOW: Append model image_stream_layer_in_row_Array_V_128
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_image_stream_U0.
INFO-FLOW: Append model start_for_image_stream_U0
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large_stream
INFO-FLOW: Append model relu_stream2
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1d_stream_layer_in_row_Array_V_127 myproject_mul_mul_16s_16s_26_1_0 dense_large_stream_w6_V image_stream_layer_in_row_Array_V_128 fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d2_A fifo_w16_d2_A start_for_image_stream_U0 Block_preheader_pre conv_1d_stream product dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: To file: write model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model dense_large_stream_w6_V
INFO-FLOW: To file: write model image_stream_layer_in_row_Array_V_128
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_image_stream_U0
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large_stream
INFO-FLOW: To file: write model relu_stream2
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.52 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 7.4 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_image_stream_U0_U(start_for_image_stream_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=526 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:50 ; elapsed = 00:16:12 . Memory (MB): peak = 2322.793 ; gain = 1534.254 ; free physical = 19222 ; free virtual = 150100
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 422.25 sec.
Command   csynth_design done; 965.74 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.69 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.39 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.11 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.53 sec.
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port w8_V.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 67.84 sec.
Command ap_source done; error code: 1; 1039.56 sec.
Execute cleanup_all 
Command cleanup_all done; 0.44 sec.
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 12:28:52 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.87 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.04 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.23 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.54 sec.
Command ap_source done; error code: 1; 2.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 12:29:25 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.29 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.66 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.62 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.12 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 4.61 sec.
INFO-FLOW: Done: GCC PP time: 10.3 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.69 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 4.07 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 3.57 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 5.6 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.75 sec.
Command       tidy_31 done; 9.6 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 17.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 6.5 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 4.99 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.43 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 20560 ; free virtual = 151085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 984.668 ; gain = 196.129 ; free physical = 20560 ; free virtual = 151085
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.39 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.39 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
Command         transform done; 108.49 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1256.672 ; gain = 468.133 ; free physical = 20261 ; free virtual = 150786
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
Command         transform done; 6.72 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1256.672 ; gain = 468.133 ; free physical = 20246 ; free virtual = 150771
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:118:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:129) in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w8.V' (firmware/myproject.cpp:47) in dimension 1 with a block factor of 2048.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:157) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc151'
	 'image_stream'.
Command         transform done; 2667.41 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:157:24) in function 'image_stream'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)...2048 expression(s) balanced.
Command         transform done; 344.25 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:53:03 ; elapsed = 00:52:59 . Memory (MB): peak = 3711.840 ; gain = 2923.301 ; free physical = 16583 ; free virtual = 147037
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu_stream' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu_stream2' (firmware/nnet_utils/nnet_activation.h:118:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large_stream.1' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc151' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream'.
Command         transform done; 546.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:02:12 ; elapsed = 01:02:06 . Memory (MB): peak = 3711.840 ; gain = 2923.301 ; free physical = 18644 ; free virtual = 149150
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3675.5 sec.
Command     elaborate done; 3721.47 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.1' to 'dense_large_stream_1'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model relu_stream2 
Execute       preproc_iomode -model dense_large_stream 
Execute       preproc_iomode -model relu_stream 
Execute       preproc_iomode -model dense_large_stream.1 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large_stream.1 ...
Execute       set_default_model dense_large_stream.1 
Execute       apply_spec_resource_limit dense_large_stream.1 
INFO-FLOW: Configuring Module : relu_stream ...
Execute       set_default_model relu_stream 
Execute       apply_spec_resource_limit relu_stream 
INFO-FLOW: Configuring Module : dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       apply_spec_resource_limit dense_large_stream 
INFO-FLOW: Configuring Module : relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       apply_spec_resource_limit relu_stream2 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large_stream.1 ...
Execute       set_default_model dense_large_stream.1 
Execute       cdfg_preprocess -model dense_large_stream.1 
Command       cdfg_preprocess done; 0.87 sec.
Execute       rtl_gen_preprocess dense_large_stream.1 
INFO-FLOW: Preprocessing Module: relu_stream ...
Execute       set_default_model relu_stream 
Execute       cdfg_preprocess -model relu_stream 
Command       cdfg_preprocess done; 10.73 sec.
Execute       rtl_gen_preprocess relu_stream 
INFO-FLOW: Preprocessing Module: dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       cdfg_preprocess -model dense_large_stream 
Command       cdfg_preprocess done; 4.69 sec.
Execute       rtl_gen_preprocess dense_large_stream 
INFO-FLOW: Preprocessing Module: relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       cdfg_preprocess -model relu_stream2 
Command       cdfg_preprocess done; 1.5 sec.
Execute       rtl_gen_preprocess relu_stream2 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3744.21 seconds; current allocated memory: 1008.891 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1008.984 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1013.760 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 8.67 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 8.2 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 17.22 seconds; current allocated memory: 1021.132 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 9.28 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 8.54 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.84 seconds; current allocated memory: 1021.868 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1021.917 MB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream.1 
Execute       schedule -model dense_large_stream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 119.94 sec.
INFO: [HLS 200-111]  Elapsed time: 120.05 seconds; current allocated memory: 1.007 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.sched.rpt 
Command       syn_report done; 25.73 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.sched.adb -f 
Command       db_write done; 25.02 sec.
INFO-FLOW: Finish scheduling dense_large_stream.1.
Execute       set_default_model dense_large_stream.1 
Execute       bind -model dense_large_stream.1 
BIND OPTION: model=dense_large_stream.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.16 sec.
INFO: [HLS 200-111]  Elapsed time: 51.93 seconds; current allocated memory: 1.026 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.bind.rpt 
Command       syn_report done; 26.15 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.bind.adb -f 
Command       db_write done; 25.01 sec.
INFO-FLOW: Finish binding dense_large_stream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream 
Execute       schedule -model relu_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 39.21 sec.
INFO: [HLS 200-111]  Elapsed time: 90.39 seconds; current allocated memory: 1.162 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.sched.rpt 
Command       syn_report done; 32.43 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.sched.adb -f 
Command       db_write done; 31.83 sec.
INFO-FLOW: Finish scheduling relu_stream.
Execute       set_default_model relu_stream 
Execute       bind -model relu_stream 
BIND OPTION: model=relu_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.71 sec.
INFO: [HLS 200-111]  Elapsed time: 64.98 seconds; current allocated memory: 1.185 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.bind.rpt 
Command       syn_report done; 33.23 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.bind.adb -f 
Command       db_write done; 31.52 sec.
INFO-FLOW: Finish binding relu_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream 
Execute       schedule -model dense_large_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_large_stream.h:82->firmware/nnet_utils/nnet_dense_large_stream.h:282) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1478.8 sec.
INFO: [HLS 200-111]  Elapsed time: 1543.58 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.sched.rpt 
Command       syn_report done; 69.99 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.sched.adb -f 
Command       db_write done; 66.98 sec.
INFO-FLOW: Finish scheduling dense_large_stream.
Execute       set_default_model dense_large_stream 
Execute       bind -model dense_large_stream 
BIND OPTION: model=dense_large_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 10.2 sec.
INFO: [HLS 200-111]  Elapsed time: 147.18 seconds; current allocated memory: 1.265 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.bind.rpt 
Command       syn_report done; 72.47 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.bind.adb -f 
Command       db_write done; 67.05 sec.
INFO-FLOW: Finish binding dense_large_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream2 
Execute       schedule -model relu_stream2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 12.02 sec.
INFO: [HLS 200-111]  Elapsed time: 151.74 seconds; current allocated memory: 1.275 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.sched.rpt 
Command       syn_report done; 19.96 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.sched.adb -f 
Command       db_write done; 19.21 sec.
INFO-FLOW: Finish scheduling relu_stream2.
Execute       set_default_model relu_stream2 
Execute       bind -model relu_stream2 
BIND OPTION: model=relu_stream2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.08 sec.
INFO: [HLS 200-111]  Elapsed time: 40.26 seconds; current allocated memory: 1.291 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.bind.rpt 
Command       syn_report done; 21.27 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.bind.adb -f 
Command       db_write done; 19.3 sec.
INFO-FLOW: Finish binding relu_stream2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 41.28 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 19.32 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 19.24 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 12.01 sec.
INFO: [HLS 200-111]  Elapsed time: 50.6 seconds; current allocated memory: 1.332 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 26.36 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 19.32 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 11.44 sec.
INFO: [HLS 200-111]  Elapsed time: 57.22 seconds; current allocated memory: 1.338 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 9.47 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command       db_write done; 9.53 sec.
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.91 sec.
INFO: [HLS 200-111]  Elapsed time: 24 seconds; current allocated memory: 1.360 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 16.66 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command       db_write done; 9.45 sec.
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large_stream.1 
Execute       rtl_gen_preprocess relu_stream 
Execute       rtl_gen_preprocess dense_large_stream 
Execute       rtl_gen_preprocess relu_stream2 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 26.17 seconds; current allocated memory: 1.364 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.375 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 10.36 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 9.45 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 20.09 seconds; current allocated memory: 1.393 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream_1' is 8216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_1'.
Command       create_rtl_model done; 131.43 sec.
INFO: [HLS 200-111]  Elapsed time: 131.55 seconds; current allocated memory: 1.441 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream_1 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Command       gen_rtl done; 1.4 sec.
Execute       gen_rtl dense_large_stream.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream_1 
Command       gen_rtl done; 0.8 sec.
Execute       gen_rtl dense_large_stream.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream_1 
Command       gen_rtl done; 1.27 sec.
Execute       syn_report -csynth -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_1_csynth.rpt 
Command       syn_report done; 0.68 sec.
Execute       syn_report -rtlxml -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_1_csynth.xml 
Command       syn_report done; 0.32 sec.
Execute       syn_report -verbosereport -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.rpt 
Command       syn_report done; 23.84 sec.
Execute       db_write -model dense_large_stream.1 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.adb 
Command       db_write done; 23.34 sec.
Execute       gen_tb_info dense_large_stream.1 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream' is 8704 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream'.
Command       create_rtl_model done; 4.77 sec.
INFO: [HLS 200-111]  Elapsed time: 57.04 seconds; current allocated memory: 1.540 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl relu_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream 
Execute       gen_rtl relu_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream 
Execute       syn_report -csynth -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_csynth.rpt 
Command       syn_report done; 1.15 sec.
Execute       syn_report -rtlxml -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_csynth.xml 
Command       syn_report done; 0.56 sec.
Execute       syn_report -verbosereport -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.rpt 
Command       syn_report done; 30.77 sec.
Execute       db_write -model relu_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.adb 
Command       db_write done; 29.17 sec.
Execute       gen_tb_info relu_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream' is 40094 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
Command       create_rtl_model done; 166.5 sec.
INFO: [HLS 200-111]  Elapsed time: 229.08 seconds; current allocated memory: 1.749 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Command       gen_rtl done; 5.56 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream 
Command       gen_rtl done; 3.19 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream 
Command       gen_rtl done; 5.31 sec.
Execute       syn_report -csynth -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.rpt 
Command       syn_report done; 3.41 sec.
Execute       syn_report -rtlxml -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.xml 
Command       syn_report done; 1.66 sec.
Execute       syn_report -verbosereport -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.rpt 
Command       syn_report done; 71.8 sec.
Execute       db_write -model dense_large_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.adb 
Command       db_write done; 71.16 sec.
Execute       gen_tb_info dense_large_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream2' is 9216 from HDL expression: (~((layer8_out_V_V_244_empty_n == 1'b0) | (layer8_out_V_V_243_empty_n == 1'b0) | (layer8_out_V_V_242_empty_n == 1'b0) | (layer8_out_V_V_19_empty_n == 1'b0) | (layer8_out_V_V_241_empty_n == 1'b0) | (layer8_out_V_V_240_empty_n == 1'b0) | (layer8_out_V_V_239_empty_n == 1'b0) | (layer8_out_V_V_238_empty_n == 1'b0) | (layer8_out_V_V_237_empty_n == 1'b0) | (layer8_out_V_V_236_empty_n == 1'b0) | (layer8_out_V_V_235_empty_n == 1'b0) | (layer8_out_V_V_234_empty_n == 1'b0) | (layer8_out_V_V_233_empty_n == 1'b0) | (layer8_out_V_V_232_empty_n == 1'b0) | (layer8_out_V_V_18_empty_n == 1'b0) | (layer8_out_V_V_231_empty_n == 1'b0) | (layer8_out_V_V_230_empty_n == 1'b0) | (layer8_out_V_V_229_empty_n == 1'b0) | (layer8_out_V_V_228_empty_n == 1'b0) | (layer8_out_V_V_227_empty_n == 1'b0) | (layer8_out_V_V_226_empty_n == 1'b0) | (layer8_out_V_V_225_empty_n == 1'b0) | (layer8_out_V_V_224_empty_n == 1'b0) | (layer8_out_V_V_223_empty_n == 1'b0) | (layer8_out_V_V_222_empty_n == 1'b0) | (layer8_out_V_V_17_empty_n == 1'b0) | (layer8_out_V_V_221_empty_n == 1'b0) | (layer8_out_V_V_220_empty_n == 1'b0) | (layer8_out_V_V_219_empty_n == 1'b0) | (layer8_out_V_V_218_empty_n == 1'b0) | (layer8_out_V_V_217_empty_n == 1'b0) | (layer8_out_V_V_216_empty_n == 1'b0) | (layer8_out_V_V_215_empty_n == 1'b0) | (layer8_out_V_V_214_empty_n == 1'b0) | (layer8_out_V_V_213_empty_n == 1'b0) | (layer8_out_V_V_212_empty_n == 1'b0) | (layer8_out_V_V_16_empty_n == 1'b0) | (layer8_out_V_V_211_empty_n == 1'b0) | (layer8_out_V_V_210_empty_n == 1'b0) | (layer8_out_V_V_209_empty_n == 1'b0) | (layer8_out_V_V_208_empty_n == 1'b0) | (layer8_out_V_V_207_empty_n == 1'b0) | (layer8_out_V_V_206_empty_n == 1'b0) | (layer8_out_V_V_205_empty_n == 1'b0) | (layer8_out_V_V_204_empty_n == 1'b0) | (layer8_out_V_V_203_empty_n == 1'b0) | (layer8_out_V_V_202_empty_n == 1'b0) | (layer8_out_V_V_15_empty_n == 1'b0) | (layer8_out_V_V_201_empty_n == 1'b0) | (layer8_out_V_V_200_empty_n == 1'b0) | (layer8_out_V_V_199_empty_n == 1'b0) | (layer8_out_V_V_198_empty_n == 1'b0) | (layer8_out_V_V_197_empty_n == 1'b0) | (layer8_out_V_V_196_empty_n == 1'b0) | (layer8_out_V_V_195_empty_n == 1'b0) | (layer8_out_V_V_194_empty_n == 1'b0) | (layer8_out_V_V_193_empty_n == 1'b0) | (layer8_out_V_V_192_empty_n == 1'b0) | (layer8_out_V_V_14_empty_n == 1'b0) | (layer8_out_V_V_191_empty_n == 1'b0) | (layer8_out_V_V_190_empty_n == 1'b0) | (layer8_out_V_V_189_empty_n == 1'b0) | (layer8_out_V_V_188_empty_n == 1'b0) | (layer8_out_V_V_187_empty_n == 1'b0) | (layer8_out_V_V_186_empty_n == 1'b0) | (layer8_out_V_V_185_empty_n == 1'b0) | (layer8_out_V_V_184_empty_n == 1'b0) | (layer8_out_V_V_183_empty_n == 1'b0) | (layer8_out_V_V_182_empty_n == 1'b0) | (layer8_out_V_V_13_empty_n == 1'b0) | (layer8_out_V_V_181_empty_n == 1'b0) | (layer8_out_V_V_180_empty_n == 1'b0) | (layer8_out_V_V_179_empty_n == 1'b0) | (layer8_out_V_V_178_empty_n == 1'b0) | (layer8_out_V_V_177_empty_n == 1'b0) | (layer8_out_V_V_176_empty_n == 1'b0) | (layer8_out_V_V_175_empty_n == 1'b0) | (layer8_out_V_V_174_empty_n == 1'b0) | (layer8_out_V_V_173_empty_n == 1'b0) | (layer8_out_V_V_172_empty_n == 1'b0) | (layer8_out_V_V_12_empty_n == 1'b0) | (layer8_out_V_V_171_empty_n == 1'b0) | (layer8_out_V_V_170_empty_n == 1'b0) | (layer8_out_V_V_169_empty_n == 1'b0) | (layer8_out_V_V_168_empty_n == 1'b0) | (layer8_out_V_V_167_empty_n == 1'b0) | (layer8_out_V_V_166_empty_n == 1'b0) | (layer8_out_V_V_165_empty_n == 1'b0) | (layer8_out_V_V_164_empty_n == 1'b0) | (layer8_out_V_V_163_empty_n == 1'b0) | (layer8_out_V_V_162_empty_n == 1'b0) | (layer8_out_V_V_11_empty_n == 1'b0) | (layer8_out_V_V_161_empty_n == 1'b0) | (layer8_out_V_V_160_empty_n == 1'b0) | (layer8_out_V_V_159_empty_n == 1'b0) | (layer8_out_V_V_158_empty_n == 1'b0) | (layer8_out_V_V_157_empty_n == 1'b0) | (layer8_out_V_V_156_empty_n == 1'b0) | (layer8_out_V_V_155_empty_n == 1'b0) | (layer8_out_V_V_154_empty_n == 1'b0) | (layer8_out_V_V_153_empty_n == 1'b0) | (layer8_out_V_V_152_empty_n == 1'b0) | (layer8_out_V_V_10_empty_n == 1'b0) | (layer8_out_V_V_151_empty_n == 1'b0) | (layer8_out_V_V_150_empty_n == 1'b0) | (layer8_out_V_V_149_empty_n == 1'b0) | (layer8_out_V_V_148_empty_n == 1'b0) | (layer8_out_V_V_147_empty_n == 1'b0) | (layer8_out_V_V_146_empty_n == 1'b0) | (layer8_out_V_V_145_empty_n == 1'b0) | (ap_start == 1'b0) | (layer8_out_V_V_144_empty_n == 1'b0) | (layer8_out_V_V_143_empty_n == 1'b0) | (layer8_out_V_V_142_empty_n == 1'b0) | (layer8_out_V_V_9_empty_n == 1'b0) | (layer8_out_V_V_141_empty_n == 1'b0) | (layer8_out_V_V_140_empty_n == 1'b0) | (layer8_out_V_V_139_empty_n == 1'b0) | (layer8_out_V_V_138_empty_n == 1'b0) | (layer8_out_V_V_137_empty_n == 1'b0) | (layer8_out_V_V_136_empty_n == 1'b0) | (layer8_out_V_V_135_empty_n == 1'b0) | (layer8_out_V_V_134_empty_n == 1'b0) | (layer8_out_V_V_133_empty_n == 1'b0) | (layer8_out_V_V_132_empty_n == 1'b0) | (layer8_out_V_V_8_empty_n == 1'b0) | (layer8_out_V_V_131_empty_n == 1'b0) | (layer8_out_V_V_130_empty_n == 1'b0) | (layer8_out_V_V_129_empty_n == 1'b0) | (layer8_out_V_V_128_empty_n == 1'b0) | (layer8_out_V_V_127_empty_n == 1'b0) | (layer8_out_V_V_126_empty_n == 1'b0) | (layer8_out_V_V_125_empty_n == 1'b0) | (layer8_out_V_V_124_empty_n == 1'b0) | (layer8_out_V_V_123_empty_n == 1'b0) | (layer8_out_V_V_122_empty_n == 1'b0) | (layer8_out_V_V_7_empty_n == 1'b0) | (layer8_out_V_V_121_empty_n == 1'b0) | (layer8_out_V_V_120_empty_n == 1'b0) | (layer8_out_V_V_119_empty_n == 1'b0) | (layer8_out_V_V_118_empty_n == 1'b0) | (layer8_out_V_V_117_empty_n == 1'b0) | (layer8_out_V_V_116_empty_n == 1'b0) | (layer8_out_V_V_115_empty_n == 1'b0) | (layer8_out_V_V_114_empty_n == 1'b0) | (layer8_out_V_V_113_empty_n == 1'b0) | (layer8_out_V_V_112_empty_n == 1'b0) | (layer8_out_V_V_6_empty_n == 1'b0) | (layer8_out_V_V_111_empty_n == 1'b0) | (layer8_out_V_V_110_empty_n == 1'b0) | (layer8_out_V_V_109_empty_n == 1'b0) | (layer8_out_V_V_108_empty_n == 1'b0) | (layer8_out_V_V_107_empty_n == 1'b0) | (layer8_out_V_V_106_empty_n == 1'b0) | (layer8_out_V_V_105_empty_n == 1'b0) | (layer8_out_V_V_104_empty_n == 1'b0) | (layer8_out_V_V_103_empty_n == 1'b0) | (layer8_out_V_V_102_empty_n == 1'b0) | (layer8_out_V_V_5_empty_n == 1'b0) | (layer8_out_V_V_101_empty_n == 1'b0) | (layer8_out_V_V_100_empty_n == 1'b0) | (layer8_out_V_V_99_empty_n == 1'b0) | (layer8_out_V_V_98_empty_n == 1'b0) | (layer8_out_V_V_97_empty_n == 1'b0) | (layer8_out_V_V_96_empty_n == 1'b0) | (layer8_out_V_V_95_empty_n == 1'b0) | (layer8_out_V_V_94_empty_n == 1'b0) | (layer8_out_V_V_93_empty_n == 1'b0) | (layer8_out_V_V_92_empty_n == 1'b0) | (layer8_out_V_V_4_empty_n == 1'b0) | (layer8_out_V_V_91_empty_n == 1'b0) | (layer8_out_V_V_90_empty_n == 1'b0) | (layer8_out_V_V_89_empty_n == 1'b0) | (layer8_out_V_V_88_empty_n == 1'b0) | (layer8_out_V_V_87_empty_n == 1'b0) | (layer8_out_V_V_86_empty_n == 1'b0) | (layer8_out_V_V_85_empty_n == 1'b0) | (layer8_out_V_V_84_empty_n == 1'b0) | (layer8_out_V_V_83_empty_n == 1'b0) | (layer8_out_V_V_82_empty_n == 1'b0) | (layer8_out_V_V_3_empty_n == 1'b0) | (layer8_out_V_V_81_empty_n == 1'b0) | (layer8_out_V_V_80_empty_n == 1'b0) | (layer8_out_V_V_79_empty_n == 1'b0) | (layer8_out_V_V_78_empty_n == 1'b0) | (layer8_out_V_V_77_empty_n == 1'b0) | (layer8_out_V_V_76_empty_n == 1'b0) | (layer8_out_V_V_75_empty_n == 1'b0) | (layer8_out_V_V_74_empty_n == 1'b0) | (layer8_out_V_V_73_empty_n == 1'b0) | (layer8_out_V_V_72_empty_n == 1'b0) | (layer8_out_V_V_2_empty_n == 1'b0) | (layer8_out_V_V_71_empty_n == 1'b0) | (layer8_out_V_V_70_empty_n == 1'b0) | (layer8_out_V_V_69_empty_n == 1'b0) | (layer8_out_V_V_68_empty_n == 1'b0) | (layer8_out_V_V_67_empty_n == 1'b0) | (layer8_out_V_V_66_empty_n == 1'b0) | (layer8_out_V_V_65_empty_n == 1'b0) | (layer8_out_V_V_64_empty_n == 1'b0) | (layer8_out_V_V_63_empty_n == 1'b0) | (layer8_out_V_V_62_empty_n == 1'b0) | (layer8_out_V_V_1_empty_n == 1'b0) | (layer8_out_V_V_61_empty_n == 1'b0) | (layer8_out_V_V_60_empty_n == 1'b0) | (layer8_out_V_V_59_empty_n == 1'b0) | (layer8_out_V_V_58_empty_n == 1'b0) | (layer8_out_V_V_57_empty_n == 1'b0) | (layer8_out_V_V_56_empty_n == 1'b0) | (layer8_out_V_V_55_empty_n == 1'b0) | (layer8_out_V_V_54_empty_n == 1'b0) | (layer8_out_V_V_53_empty_n == 1'b0) | (layer8_out_V_V_52_empty_n == 1'b0) | (layer8_out_V_V_0_empty_n == 1'b0) | (layer8_out_V_V_51_empty_n == 1'b0) | (layer8_out_V_V_50_empty_n == 1'b0) | (layer8_out_V_V_49_empty_n == 1'b0) | (layer8_out_V_V_48_empty_n == 1'b0) | (layer8_out_V_V_47_empty_n == 1'b0) | (layer8_out_V_V_46_empty_n == 1'b0) | (layer8_out_V_V_511_empty_n == 1'b0) | (layer8_out_V_V_510_empty_n == 1'b0) | (layer8_out_V_V_509_empty_n == 1'b0) | (layer8_out_V_V_508_empty_n == 1'b0) | (layer8_out_V_V_507_empty_n == 1'b0) | (layer8_out_V_V_506_empty_n == 1'b0) | (layer8_out_V_V_505_empty_n == 1'b0) | (layer8_out_V_V_504_empty_n == 1'b0) | (layer8_out_V_V_503_empty_n == 1'b0) | (layer8_out_V_V_502_empty_n == 1'b0) | (layer8_out_V_V_45_empty_n == 1'b0) | (layer8_out_V_V_501_empty_n == 1'b0) | (layer8_out_V_V_500_empty_n == 1'b0) | (layer8_out_V_V_499_empty_n == 1'b0) | (layer8_out_V_V_498_empty_n == 1'b0) | (layer8_out_V_V_497_empty_n == 1'b0) | (layer8_out_V_V_496_empty_n == 1'b0) | (layer8_out_V_V_495_empty_n == 1'b0) | (layer8_out_V_V_494_empty_n == 1'b0) | (layer8_out_V_V_493_empty_n == 1'b0) | (layer8_out_V_V_492_empty_n == 1'b0) | (layer8_out_V_V_44_empty_n == 1'b0) | (layer8_out_V_V_491_empty_n == 1'b0) | (layer8_out_V_V_490_empty_n == 1'b0) | (layer8_out_V_V_489_empty_n == 1'b0) | (layer8_out_V_V_488_empty_n == 1'b0) | (layer8_out_V_V_487_empty_n == 1'b0) | (layer8_out_V_V_486_empty_n == 1'b0) | (layer8_out_V_V_485_empty_n == 1'b0) | (layer8_out_V_V_484_empty_n == 1'b0) | (layer8_out_V_V_483_empty_n == 1'b0) | (layer8_out_V_V_482_empty_n == 1'b0) | (layer8_out_V_V_43_empty_n == 1'b0) | (layer8_out_V_V_481_empty_n == 1'b0) | (layer8_out_V_V_480_empty_n == 1'b0) | (layer8_out_V_V_479_empty_n == 1'b0) | (layer8_out_V_V_478_empty_n == 1'b0) | (layer8_out_V_V_477_empty_n == 1'b0) | (layer8_out_V_V_476_empty_n == 1'b0) | (layer8_out_V_V_475_empty_n == 1'b0) | (layer8_out_V_V_474_empty_n == 1'b0) | (layer8_out_V_V_473_empty_n == 1'b0) | (layer8_out_V_V_472_empty_n == 1'b0) | (layer8_out_V_V_42_empty_n == 1'b0) | (layer8_out_V_V_471_empty_n == 1'b0) | (layer8_out_V_V_470_empty_n == 1'b0) | (layer8_out_V_V_469_empty_n == 1'b0) | (layer8_out_V_V_468_empty_n == 1'b0) | (layer8_out_V_V_467_empty_n == 1'b0) | (layer8_out_V_V_466_empty_n == 1'b0) | (layer8_out_V_V_465_empty_n == 1'b0) | (layer8_out_V_V_464_empty_n == 1'b0) | (layer8_out_V_V_463_empty_n == 1'b0) | (layer8_out_V_V_462_empty_n == 1'b0) | (layer8_out_V_V_41_empty_n == 1'b0) | (layer8_out_V_V_461_empty_n == 1'b0) | (layer8_out_V_V_460_empty_n == 1'b0) | (layer8_out_V_V_459_empty_n == 1'b0) | (layer8_out_V_V_458_empty_n == 1'b0) | (layer8_out_V_V_457_empty_n == 1'b0) | (layer8_out_V_V_456_empty_n == 1'b0) | (layer8_out_V_V_455_empty_n == 1'b0) | (layer8_out_V_V_454_empty_n == 1'b0) | (layer8_out_V_V_453_empty_n == 1'b0) | (layer8_out_V_V_452_empty_n == 1'b0) | (layer8_out_V_V_40_empty_n == 1'b0) | (layer8_out_V_V_451_empty_n == 1'b0) | (layer8_out_V_V_450_empty_n == 1'b0) | (layer8_out_V_V_449_empty_n == 1'b0) | (layer8_out_V_V_448_empty_n == 1'b0) | (layer8_out_V_V_447_empty_n == 1'b0) | (layer8_out_V_V_446_empty_n == 1'b0) | (layer8_out_V_V_445_empty_n == 1'b0) | (layer8_out_V_V_444_empty_n == 1'b0) | (layer8_out_V_V_443_empty_n == 1'b0) | (layer8_out_V_V_442_empty_n == 1'b0) | (layer8_out_V_V_39_empty_n == 1'b0) | (layer8_out_V_V_441_empty_n == 1'b0) | (layer8_out_V_V_440_empty_n == 1'b0) | (layer8_out_V_V_439_empty_n == 1'b0) | (layer8_out_V_V_438_empty_n == 1'b0) | (layer8_out_V_V_437_empty_n == 1'b0) | (layer8_out_V_V_436_empty_n == 1'b0) | (layer8_out_V_V_435_empty_n == 1'b0) | (layer8_out_V_V_434_empty_n == 1'b0) | (layer8_out_V_V_433_empty_n == 1'b0) | (layer8_out_V_V_432_empty_n == 1'b0) | (layer8_out_V_V_38_empty_n == 1'b0) | (layer8_out_V_V_431_empty_n == 1'b0) | (layer8_out_V_V_430_empty_n == 1'b0) | (layer8_out_V_V_429_empty_n == 1'b0) | (layer8_out_V_V_428_empty_n == 1'b0) | (layer8_out_V_V_427_empty_n == 1'b0) | (layer8_out_V_V_426_empty_n == 1'b0) | (layer8_out_V_V_425_empty_n == 1'b0) | (layer8_out_V_V_424_empty_n == 1'b0) | (layer8_out_V_V_423_empty_n == 1'b0) | (layer8_out_V_V_422_empty_n == 1'b0) | (layer8_out_V_V_37_empty_n == 1'b0) | (layer8_out_V_V_421_empty_n == 1'b0) | (layer8_out_V_V_420_empty_n == 1'b0) | (layer8_out_V_V_419_empty_n == 1'b0) | (layer8_out_V_V_418_empty_n == 1'b0) | (layer8_out_V_V_417_empty_n == 1'b0) | (layer8_out_V_V_416_empty_n == 1'b0) | (layer8_out_V_V_415_empty_n == 1'b0) | (layer8_out_V_V_414_empty_n == 1'b0) | (layer8_out_V_V_413_empty_n == 1'b0) | (layer8_out_V_V_412_empty_n == 1'b0) | (layer8_out_V_V_36_empty_n == 1'b0) | (layer8_out_V_V_411_empty_n == 1'b0) | (layer8_out_V_V_410_empty_n == 1'b0) | (layer8_out_V_V_409_empty_n == 1'b0) | (layer8_out_V_V_408_empty_n == 1'b0) | (layer8_out_V_V_407_empty_n == 1'b0) | (layer8_out_V_V_406_empty_n == 1'b0) | (layer8_out_V_V_405_empty_n == 1'b0) | (layer8_out_V_V_404_empty_n == 1'b0) | (layer8_out_V_V_403_empty_n == 1'b0) | (layer8_out_V_V_402_empty_n == 1'b0) | (layer8_out_V_V_35_empty_n == 1'b0) | (layer8_out_V_V_401_empty_n == 1'b0) | (layer8_out_V_V_400_empty_n == 1'b0) | (layer8_out_V_V_399_empty_n == 1'b0) | (layer8_out_V_V_398_empty_n == 1'b0) | (layer8_out_V_V_397_empty_n == 1'b0) | (layer8_out_V_V_396_empty_n == 1'b0) | (layer8_out_V_V_395_empty_n == 1'b0) | (layer8_out_V_V_394_empty_n == 1'b0) | (layer8_out_V_V_393_empty_n == 1'b0) | (layer8_out_V_V_392_empty_n == 1'b0) | (layer8_out_V_V_34_empty_n == 1'b0) | (layer8_out_V_V_391_empty_n == 1'b0) | (layer8_out_V_V_390_empty_n == 1'b0) | (layer8_out_V_V_389_empty_n == 1'b0) | (layer8_out_V_V_388_empty_n == 1'b0) | (layer8_out_V_V_387_empty_n == 1'b0) | (layer8_out_V_V_386_empty_n == 1'b0) | (layer8_out_V_V_385_empty_n == 1'b0) | (layer8_out_V_V_384_empty_n == 1'b0) | (layer8_out_V_V_383_empty_n == 1'b0) | (layer8_out_V_V_382_empty_n == 1'b0) | (layer8_out_V_V_33_empty_n == 1'b0) | (layer8_out_V_V_381_empty_n == 1'b0) | (layer8_out_V_V_380_empty_n == 1'b0) | (layer8_out_V_V_379_empty_n == 1'b0) | (layer8_out_V_V_378_empty_n == 1'b0) | (layer8_out_V_V_377_empty_n == 1'b0) | (layer8_out_V_V_376_empty_n == 1'b0) | (layer8_out_V_V_375_empty_n == 1'b0) | (layer8_out_V_V_374_empty_n == 1'b0) | (layer8_out_V_V_373_empty_n == 1'b0) | (layer8_out_V_V_372_empty_n == 1'b0) | (layer8_out_V_V_32_empty_n == 1'b0) | (layer8_out_V_V_371_empty_n == 1'b0) | (layer8_out_V_V_370_empty_n == 1'b0) | (layer8_out_V_V_369_empty_n == 1'b0) | (layer8_out_V_V_368_empty_n == 1'b0) | (layer8_out_V_V_367_empty_n == 1'b0) | (layer8_out_V_V_366_empty_n == 1'b0) | (layer8_out_V_V_365_empty_n == 1'b0) | (layer8_out_V_V_364_empty_n == 1'b0) | (layer8_out_V_V_363_empty_n == 1'b0) | (layer8_out_V_V_362_empty_n == 1'b0) | (layer8_out_V_V_31_empty_n == 1'b0) | (layer8_out_V_V_361_empty_n == 1'b0) | (layer8_out_V_V_360_empty_n == 1'b0) | (layer8_out_V_V_359_empty_n == 1'b0) | (layer8_out_V_V_358_empty_n == 1'b0) | (layer8_out_V_V_357_empty_n == 1'b0) | (layer8_out_V_V_356_empty_n == 1'b0) | (layer8_out_V_V_355_empty_n == 1'b0) | (layer8_out_V_V_354_empty_n == 1'b0) | (layer8_out_V_V_353_empty_n == 1'b0) | (layer8_out_V_V_352_empty_n == 1'b0) | (layer8_out_V_V_30_empty_n == 1'b0) | (layer8_out_V_V_351_empty_n == 1'b0) | (layer8_out_V_V_350_empty_n == 1'b0) | (layer8_out_V_V_349_empty_n == 1'b0) | (layer8_out_V_V_348_empty_n == 1'b0) | (layer8_out_V_V_347_empty_n == 1'b0) | (layer8_out_V_V_346_empty_n == 1'b0) | (layer8_out_V_V_345_empty_n == 1'b0) | (layer8_out_V_V_344_empty_n == 1'b0) | (layer8_out_V_V_343_empty_n == 1'b0) | (layer8_out_V_V_342_empty_n == 1'b0) | (layer8_out_V_V_29_empty_n == 1'b0) | (layer8_out_V_V_341_empty_n == 1'b0) | (layer8_out_V_V_340_empty_n == 1'b0) | (layer8_out_V_V_339_empty_n == 1'b0) | (layer8_out_V_V_338_empty_n == 1'b0) | (layer8_out_V_V_337_empty_n == 1'b0) | (layer8_out_V_V_336_empty_n == 1'b0) | (layer8_out_V_V_335_empty_n == 1'b0) | (layer8_out_V_V_334_empty_n == 1'b0) | (layer8_out_V_V_333_empty_n == 1'b0) | (layer8_out_V_V_332_empty_n == 1'b0) | (layer8_out_V_V_28_empty_n == 1'b0) | (layer8_out_V_V_331_empty_n == 1'b0) | (layer8_out_V_V_330_empty_n == 1'b0) | (layer8_out_V_V_329_empty_n == 1'b0) | (layer8_out_V_V_328_empty_n == 1'b0) | (layer8_out_V_V_327_empty_n == 1'b0) | (layer8_out_V_V_326_empty_n == 1'b0) | (layer8_out_V_V_325_empty_n == 1'b0) | (layer8_out_V_V_324_empty_n == 1'b0) | (layer8_out_V_V_323_empty_n == 1'b0) | (layer8_out_V_V_322_empty_n == 1'b0) | (layer8_out_V_V_27_empty_n == 1'b0) | (layer8_out_V_V_321_empty_n == 1'b0) | (layer8_out_V_V_320_empty_n == 1'b0) | (layer8_out_V_V_319_empty_n == 1'b0) | (layer8_out_V_V_318_empty_n == 1'b0) | (layer8_out_V_V_317_empty_n == 1'b0) | (layer8_out_V_V_316_empty_n == 1'b0) | (layer8_out_V_V_315_empty_n == 1'b0) | (layer8_out_V_V_314_empty_n == 1'b0) | (layer8_out_V_V_313_empty_n == 1'b0) | (layer8_out_V_V_312_empty_n == 1'b0) | (layer8_out_V_V_26_empty_n == 1'b0) | (layer8_out_V_V_311_empty_n == 1'b0) | (layer8_out_V_V_310_empty_n == 1'b0) | (layer8_out_V_V_309_empty_n == 1'b0) | (layer8_out_V_V_308_empty_n == 1'b0) | (layer8_out_V_V_307_empty_n == 1'b0) | (layer8_out_V_V_306_empty_n == 1'b0) | (layer8_out_V_V_305_empty_n == 1'b0) | (layer8_out_V_V_304_empty_n == 1'b0) | (layer8_out_V_V_303_empty_n == 1'b0) | (layer8_out_V_V_302_empty_n == 1'b0) | (layer8_out_V_V_25_empty_n == 1'b0) | (layer8_out_V_V_301_empty_n == 1'b0) | (layer8_out_V_V_300_empty_n == 1'b0) | (layer8_out_V_V_299_empty_n == 1'b0) | (layer8_out_V_V_298_empty_n == 1'b0) | (layer8_out_V_V_297_empty_n == 1'b0) | (layer8_out_V_V_296_empty_n == 1'b0) | (layer8_out_V_V_295_empty_n == 1'b0) | (layer8_out_V_V_294_empty_n == 1'b0) | (layer8_out_V_V_293_empty_n == 1'b0) | (layer8_out_V_V_292_empty_n == 1'b0) | (layer8_out_V_V_24_empty_n == 1'b0) | (layer8_out_V_V_291_empty_n == 1'b0) | (layer8_out_V_V_290_empty_n == 1'b0) | (layer8_out_V_V_289_empty_n == 1'b0) | (layer8_out_V_V_288_empty_n == 1'b0) | (layer8_out_V_V_287_empty_n == 1'b0) | (layer8_out_V_V_286_empty_n == 1'b0) | (layer8_out_V_V_285_empty_n == 1'b0) | (layer8_out_V_V_284_empty_n == 1'b0) | (layer8_out_V_V_283_empty_n == 1'b0) | (layer8_out_V_V_282_empty_n == 1'b0) | (layer8_out_V_V_23_empty_n == 1'b0) | (layer8_out_V_V_281_empty_n == 1'b0) | (layer8_out_V_V_280_empty_n == 1'b0) | (layer8_out_V_V_279_empty_n == 1'b0) | (layer8_out_V_V_278_empty_n == 1'b0) | (layer8_out_V_V_277_empty_n == 1'b0) | (layer8_out_V_V_276_empty_n == 1'b0) | (layer8_out_V_V_275_empty_n == 1'b0) | (layer8_out_V_V_274_empty_n == 1'b0) | (layer8_out_V_V_273_empty_n == 1'b0) | (layer8_out_V_V_272_empty_n == 1'b0) | (layer8_out_V_V_22_empty_n == 1'b0) | (layer8_out_V_V_271_empty_n == 1'b0) | (layer8_out_V_V_270_empty_n == 1'b0) | (layer8_out_V_V_269_empty_n == 1'b0) | (layer8_out_V_V_268_empty_n == 1'b0) | (layer8_out_V_V_267_empty_n == 1'b0) | (layer8_out_V_V_266_empty_n == 1'b0) | (layer8_out_V_V_265_empty_n == 1'b0) | (layer8_out_V_V_264_empty_n == 1'b0) | (layer8_out_V_V_263_empty_n == 1'b0) | (layer8_out_V_V_262_empty_n == 1'b0) | (layer8_out_V_V_21_empty_n == 1'b0) | (layer8_out_V_V_261_empty_n == 1'b0) | (layer8_out_V_V_260_empty_n == 1'b0) | (layer8_out_V_V_259_empty_n == 1'b0) | (layer8_out_V_V_258_empty_n == 1'b0) | (layer8_out_V_V_257_empty_n == 1'b0) | (layer8_out_V_V_256_empty_n == 1'b0) | (layer8_out_V_V_255_empty_n == 1'b0) | (layer8_out_V_V_254_empty_n == 1'b0) | (layer8_out_V_V_253_empty_n == 1'b0) | (layer8_out_V_V_252_empty_n == 1'b0) | (layer8_out_V_V_20_empty_n == 1'b0) | (layer8_out_V_V_251_empty_n == 1'b0) | (layer8_out_V_V_250_empty_n == 1'b0) | (layer8_out_V_V_249_empty_n == 1'b0) | (layer8_out_V_V_248_empty_n == 1'b0) | (layer8_out_V_V_247_empty_n == 1'b0) | (layer8_out_V_V_246_empty_n == 1'b0) | (layer8_out_V_V_245_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream2'.
Command       create_rtl_model done; 2.47 sec.
INFO: [HLS 200-111]  Elapsed time: 166.47 seconds; current allocated memory: 1.927 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream2 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Command       gen_rtl done; 0.45 sec.
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream2 
Command       gen_rtl done; 0.29 sec.
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream2 
Command       gen_rtl done; 0.41 sec.
Execute       syn_report -csynth -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.rpt 
Command       syn_report done; 1.07 sec.
Execute       syn_report -rtlxml -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.xml 
Command       syn_report done; 0.53 sec.
Execute       syn_report -verbosereport -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.rpt 
Command       syn_report done; 20.96 sec.
Execute       db_write -model relu_stream2 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.adb 
Command       db_write done; 21.61 sec.
Execute       gen_tb_info relu_stream2 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'image_stream' is 8196 from HDL expression: (~((tmp_5_relu_stream2_fu_33719_layer8_out_V_V_511_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_510_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_509_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_508_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_507_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_506_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_505_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_504_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_503_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_502_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_501_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_500_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_499_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_498_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_497_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_496_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_495_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_494_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_493_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_492_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_491_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_490_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_489_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_488_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_487_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_486_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_485_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_484_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_483_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_482_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_481_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_480_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_479_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_478_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_477_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_476_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_475_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_474_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_473_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_472_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_471_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_470_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_469_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_468_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_467_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_466_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_465_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_464_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_463_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_462_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_461_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_460_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_459_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_458_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_457_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_456_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_455_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_454_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_453_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_452_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_451_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_450_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_449_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_448_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_447_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_446_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_445_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_444_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_443_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_442_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_441_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_440_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_439_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_438_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_437_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_436_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_435_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_434_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_433_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_432_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_431_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_430_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_429_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_428_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_427_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_426_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_425_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_424_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_423_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_422_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_421_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_420_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_419_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_418_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_417_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_416_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_415_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_414_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_413_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_412_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_411_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_410_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_409_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_408_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_407_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_406_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_405_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_404_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_403_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_402_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_401_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_400_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_399_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_398_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_397_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_396_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_395_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_394_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_393_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_392_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_391_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_390_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_389_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_388_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_387_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_386_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_385_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_384_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_383_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_382_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_381_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_380_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_379_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_378_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_377_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_376_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_375_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_374_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_373_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_372_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_371_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_370_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_369_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_368_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_367_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_366_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_365_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_364_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_363_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_362_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_361_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_360_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_359_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_358_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_357_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_356_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_355_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_354_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_353_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_352_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_351_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_350_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_349_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_348_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_347_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_346_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_345_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_344_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_343_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_342_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_341_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_340_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_339_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_338_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_337_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_336_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_335_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_334_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_333_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_332_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_331_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_330_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_329_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_328_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_327_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_326_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_325_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_324_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_323_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_322_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_321_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_320_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_319_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_318_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_317_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_316_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_315_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_314_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_313_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_312_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_311_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_310_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_309_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_308_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_307_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_306_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_305_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_304_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_303_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_302_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_301_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_300_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_299_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_298_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_297_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_296_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_295_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_294_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_293_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_292_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_291_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_290_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_289_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_288_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_287_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_286_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_285_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_284_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_283_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_282_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_281_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_280_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_279_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_278_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_277_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_276_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_275_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_274_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_273_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_272_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_271_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_270_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_269_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_268_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_267_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_266_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_265_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_264_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_263_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_262_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_261_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_260_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_259_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_258_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_257_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_256_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_255_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_254_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_253_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_252_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_251_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_250_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_249_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_248_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_247_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_246_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_245_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_244_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_243_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_242_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_241_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_240_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_239_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_238_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_237_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_236_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_235_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_234_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_233_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_232_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_231_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_230_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_229_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_228_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_227_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_226_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_225_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_224_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_223_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_222_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_221_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_220_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_219_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_218_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_217_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_216_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_215_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_214_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_213_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_212_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_211_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_210_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_209_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_208_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_207_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_206_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_205_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_204_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_203_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_202_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_201_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_200_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_199_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_198_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_197_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_196_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_195_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_194_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_193_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_192_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_191_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_190_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_189_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_188_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_187_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_186_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_185_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_184_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_183_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_182_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_181_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_180_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_179_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_178_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_177_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_176_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_175_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_174_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_173_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_172_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_171_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_170_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_169_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_168_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_167_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_166_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_165_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_164_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_163_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_162_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_161_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_160_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_159_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_158_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_157_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_156_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_155_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_154_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_153_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_152_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_151_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_150_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_149_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_148_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_147_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_146_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_145_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_144_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_143_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_142_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_141_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_140_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_139_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_138_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_137_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_136_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_135_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_134_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_133_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_132_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_131_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_130_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_129_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_128_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_127_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_126_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_125_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_124_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_123_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_122_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_121_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_120_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_119_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_118_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_117_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_116_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_115_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_114_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_113_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_112_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_111_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_110_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_109_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_108_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_107_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_106_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_105_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_104_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_103_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_102_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_101_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_100_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_99_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_98_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_97_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_96_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_95_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_94_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_93_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_92_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_91_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_90_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_89_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_88_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_87_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_86_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_85_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_84_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_83_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_82_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_81_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_80_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_79_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_78_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_77_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_76_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_75_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_74_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_73_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_72_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_71_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_70_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_69_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_68_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_67_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_66_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_65_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_64_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_63_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_62_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_61_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_60_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_59_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_58_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_57_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_56_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_55_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_54_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_53_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_52_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_51_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_50_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_49_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_48_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_47_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_46_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_45_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_44_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_43_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_42_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_41_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_40_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_39_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_38_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_37_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_36_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_35_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_34_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_33_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_32_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_31_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_30_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_29_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_28_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_27_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_26_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_25_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_24_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_23_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_22_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_21_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_20_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_19_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_18_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_17_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_16_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_15_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_14_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_13_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_12_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_11_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_10_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_9_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_8_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_7_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_6_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_5_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_4_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_3_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_2_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_1_blk_n == 1'b0) | (tmp_5_relu_stream2_fu_33719_layer8_out_V_V_0_blk_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 90.7 sec.
INFO: [HLS 200-111]  Elapsed time: 136.51 seconds; current allocated memory: 2.061 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Command       syn_report done; 4.97 sec.
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Command       syn_report done; 2.46 sec.
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 27.83 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 23.19 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
Command       gen_tb_info done; 0.11 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w8_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 59.06 seconds; current allocated memory: 2.087 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 16.16 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 11.49 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Command       gen_tb_info done; 0.15 sec.
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 11.04 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Found component conv_1d_stream_layer_in_row_Array_V_127.
INFO-FLOW: Append model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large_stream_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
INFO-FLOW: Found component dense_large_stream_1_w6_V.
INFO-FLOW: Append model dense_large_stream_1_w6_V
INFO-FLOW: Handling components in module [relu_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
INFO-FLOW: Handling components in module [dense_large_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
INFO-FLOW: Handling components in module [relu_stream2] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Found component image_stream_layer_in_row_Array_V_128.
INFO-FLOW: Append model image_stream_layer_in_row_Array_V_128
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
Command       ap_source done; 0.16 sec.
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large_stream_1
INFO-FLOW: Append model relu_stream
INFO-FLOW: Append model dense_large_stream
INFO-FLOW: Append model relu_stream2
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1d_stream_layer_in_row_Array_V_127 myproject_mul_mul_16s_16s_26_1_0 dense_large_stream_1_w6_V image_stream_layer_in_row_Array_V_128 fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d2_A fifo_w16_d2_A Block_preheader_pre conv_1d_stream product dense_large_stream_1 relu_stream dense_large_stream relu_stream2 image_stream myproject
INFO-FLOW: To file: write model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model dense_large_stream_1_w6_V
INFO-FLOW: To file: write model image_stream_layer_in_row_Array_V_128
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large_stream_1
INFO-FLOW: To file: write model relu_stream
INFO-FLOW: To file: write model dense_large_stream
INFO-FLOW: To file: write model relu_stream2
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_1_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.68 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 60.84 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A)' using Shift Registers.
Command       ap_source done; 0.16 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1551 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:58:38 ; elapsed = 01:59:47 . Memory (MB): peak = 5467.406 ; gain = 4678.867 ; free physical = 15896 ; free virtual = 148360
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 3461.5 sec.
Command   csynth_design done; 7182.98 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.75 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.46 sec.
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 2.18 sec.
Execute     tidy_31 xilinx-tb31-process /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command     tidy_31 done; 1.62 sec.
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
ERROR: [COSIM 212-346] C test bench instrumentation failed: Cannot determine C object for RTL port w8_V.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 467.64 sec.
Command ap_source done; error code: 1; 7654.72 sec.
Execute cleanup_all 
Command cleanup_all done; 1.84 sec.
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 16:14:33 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.28 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.69 sec.
Command ap_source done; error code: 1; 5.16 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 16:17:14 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.89 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.06 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.18 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Command     add_library done; 0.11 sec.
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.6 sec.
Command ap_source done; error code: 1; 2.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1 opened at Sun May 17 16:21:32 CDT 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Command       ap_part_info done; 0.88 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xcku115 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/kintexu/kintexu_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.05 sec.
Execute     ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Command   open_solution done; 1.25 sec.
Execute   config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute   set_part xcku115-flvb2104-2-i 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data single -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     add_library xilinx/kintexu/kintexu:xcku115:-flvb2104:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xcku115 
Command       license_isbetapart done; error code: 1; 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/dsp48e2.hlp 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcku115-flvb2104-2-i 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data resources 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 82920} {LUT 663360} {FF 1326720} {DSP48E 5520} {BRAM 4320} {URAM 0} {SLR 2} 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/kintexu/kintexu_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 5 -name default 
Execute   csim_design 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_test.cpp 
Execute     is_encrypted /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     is_xip /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/firmware/myproject.cpp 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.45 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.78 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       is_encrypted firmware/myproject.cpp 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command       clang done; 1.51 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 7.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/useless.bc
Command       clang done; 8.17 sec.
INFO-FLOW: Done: GCC PP time: 17.6 seconds per iteration
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 8.47 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 7.61 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command       ap_eval done; 6.75 sec.
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:59:2
Execute       send_msg_by_id WARNING @200-471@%s%s 4 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 9.09 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 6.73 sec.
Command       tidy_31 done; 15.97 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 30.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 10.44 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot" -I "/data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vivado/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot -I /data/Xilinx/Vivado/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bc
Command       clang done; 7.27 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.97 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 987.637 ; gain = 199.098 ; free physical = 19776 ; free virtual = 151051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 987.637 ; gain = 199.098 ; free physical = 19776 ; free virtual = 151050
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.69 sec.
Execute         llvm-ld /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/data/Xilinx/Vivado/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.88 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
Command         transform done; 276.29 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:58 ; elapsed = 00:06:00 . Memory (MB): peak = 1467.641 ; gain = 679.102 ; free physical = 19164 ; free virtual = 150445
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
Command         transform done; 9.95 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:08 ; elapsed = 00:06:10 . Memory (MB): peak = 1468.547 ; gain = 680.008 ; free physical = 19164 ; free virtual = 150446
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:118:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/myproject.cpp:91) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:129) in function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 128.
INFO: [XFORM 203-131] Reshaping array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w10.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer135_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w8.V' (firmware/myproject.cpp:47) in dimension 1 with a block factor of 2048.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:157) automatically.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block_.preheader.preheader7_proc215'
	 'image_stream'.
Command         transform done; 4672.6 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:157:24) in function 'image_stream'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)...2048 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)...512 expression(s) balanced.
Command         transform done; 564.43 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 01:33:32 ; elapsed = 01:33:27 . Memory (MB): peak = 4799.035 ; gain = 4010.496 ; free physical = 16498 ; free virtual = 147833
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu_stream' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu_stream.1' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' to 'relu_stream.2' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' to 'relu_stream2' (firmware/nnet_utils/nnet_activation.h:118:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large_stream.1' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_large_stream.2' (firmware/nnet_utils/nnet_dense_large_stream.h:67:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_large_stream.3' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
WARNING: [XFORM 203-631] Renaming function 'Block_.preheader.preheader7_proc215' to 'Block_.preheader.pre' (firmware/myproject.cpp:83)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.3'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.2'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.3'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.2'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream'.
Command         transform done; 990.69 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:50:04 ; elapsed = 01:49:58 . Memory (MB): peak = 4799.035 ; gain = 4010.496 ; free physical = 16528 ; free virtual = 147864
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 6516.62 sec.
Command     elaborate done; 6593.66 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute       ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'Block_.preheader.pre' to 'Block_preheader_pre'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.1' to 'dense_large_stream_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.1' to 'relu_stream_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.3' to 'dense_large_stream_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.2' to 'relu_stream_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.2' to 'dense_large_stream_2'.
Execute       get_model_list myproject -filter all-wo-channel -topdown 
Execute       preproc_iomode -model myproject 
Execute       preproc_iomode -model image_stream 
Execute       preproc_iomode -model relu_stream2 
Execute       preproc_iomode -model dense_large_stream.2 
Execute       preproc_iomode -model relu_stream.2 
Execute       preproc_iomode -model dense_large_stream.3 
Execute       preproc_iomode -model relu_stream 
Execute       preproc_iomode -model dense_large_stream 
Execute       preproc_iomode -model relu_stream.1 
Execute       preproc_iomode -model dense_large_stream.1 
Execute       preproc_iomode -model product 
Execute       preproc_iomode -model conv_1d_stream 
Execute       preproc_iomode -model Block_.preheader.pre 
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject
INFO-FLOW: Configuring Module : Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       apply_spec_resource_limit Block_.preheader.pre 
INFO-FLOW: Configuring Module : conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       apply_spec_resource_limit conv_1d_stream 
INFO-FLOW: Configuring Module : product ...
Execute       set_default_model product 
Execute       apply_spec_resource_limit product 
INFO-FLOW: Configuring Module : dense_large_stream.1 ...
Execute       set_default_model dense_large_stream.1 
Execute       apply_spec_resource_limit dense_large_stream.1 
INFO-FLOW: Configuring Module : relu_stream.1 ...
Execute       set_default_model relu_stream.1 
Execute       apply_spec_resource_limit relu_stream.1 
INFO-FLOW: Configuring Module : dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       apply_spec_resource_limit dense_large_stream 
INFO-FLOW: Configuring Module : relu_stream ...
Execute       set_default_model relu_stream 
Execute       apply_spec_resource_limit relu_stream 
INFO-FLOW: Configuring Module : dense_large_stream.3 ...
Execute       set_default_model dense_large_stream.3 
Execute       apply_spec_resource_limit dense_large_stream.3 
INFO-FLOW: Configuring Module : relu_stream.2 ...
Execute       set_default_model relu_stream.2 
Execute       apply_spec_resource_limit relu_stream.2 
INFO-FLOW: Configuring Module : dense_large_stream.2 ...
Execute       set_default_model dense_large_stream.2 
Execute       apply_spec_resource_limit dense_large_stream.2 
INFO-FLOW: Configuring Module : relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       apply_spec_resource_limit relu_stream2 
INFO-FLOW: Configuring Module : image_stream ...
Execute       set_default_model image_stream 
Execute       apply_spec_resource_limit image_stream 
INFO-FLOW: Configuring Module : myproject ...
Execute       set_default_model myproject 
Command       set_default_model done; 0.14 sec.
Execute       apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject
INFO-FLOW: Preprocessing Module: Block_.preheader.pre ...
Execute       set_default_model Block_.preheader.pre 
Execute       cdfg_preprocess -model Block_.preheader.pre 
Execute       rtl_gen_preprocess Block_.preheader.pre 
INFO-FLOW: Preprocessing Module: conv_1d_stream ...
Execute       set_default_model conv_1d_stream 
Execute       cdfg_preprocess -model conv_1d_stream 
Execute       rtl_gen_preprocess conv_1d_stream 
INFO-FLOW: Preprocessing Module: product ...
Execute       set_default_model product 
Execute       cdfg_preprocess -model product 
Execute       rtl_gen_preprocess product 
INFO-FLOW: Preprocessing Module: dense_large_stream.1 ...
Execute       set_default_model dense_large_stream.1 
Execute       cdfg_preprocess -model dense_large_stream.1 
Command       cdfg_preprocess done; 0.83 sec.
Execute       rtl_gen_preprocess dense_large_stream.1 
INFO-FLOW: Preprocessing Module: relu_stream.1 ...
Execute       set_default_model relu_stream.1 
Execute       cdfg_preprocess -model relu_stream.1 
Command       cdfg_preprocess done; 10.92 sec.
Execute       rtl_gen_preprocess relu_stream.1 
INFO-FLOW: Preprocessing Module: dense_large_stream ...
Execute       set_default_model dense_large_stream 
Execute       cdfg_preprocess -model dense_large_stream 
Command       cdfg_preprocess done; 4.4 sec.
Execute       rtl_gen_preprocess dense_large_stream 
INFO-FLOW: Preprocessing Module: relu_stream ...
Execute       set_default_model relu_stream 
Execute       cdfg_preprocess -model relu_stream 
Command       cdfg_preprocess done; 10.8 sec.
Execute       rtl_gen_preprocess relu_stream 
INFO-FLOW: Preprocessing Module: dense_large_stream.3 ...
Execute       set_default_model dense_large_stream.3 
Execute       cdfg_preprocess -model dense_large_stream.3 
Command       cdfg_preprocess done; 2.06 sec.
Execute       rtl_gen_preprocess dense_large_stream.3 
INFO-FLOW: Preprocessing Module: relu_stream.2 ...
Execute       set_default_model relu_stream.2 
Execute       cdfg_preprocess -model relu_stream.2 
Command       cdfg_preprocess done; 0.59 sec.
Execute       rtl_gen_preprocess relu_stream.2 
INFO-FLOW: Preprocessing Module: dense_large_stream.2 ...
Execute       set_default_model dense_large_stream.2 
Execute       cdfg_preprocess -model dense_large_stream.2 
Command       cdfg_preprocess done; 0.27 sec.
Execute       rtl_gen_preprocess dense_large_stream.2 
INFO-FLOW: Preprocessing Module: relu_stream2 ...
Execute       set_default_model relu_stream2 
Execute       cdfg_preprocess -model relu_stream2 
Execute       rtl_gen_preprocess relu_stream2 
INFO-FLOW: Preprocessing Module: image_stream ...
Execute       set_default_model image_stream 
Execute       cdfg_preprocess -model image_stream 
Execute       rtl_gen_preprocess image_stream 
INFO-FLOW: Preprocessing Module: myproject ...
Execute       set_default_model myproject 
Command       set_default_model done; 0.13 sec.
Execute       cdfg_preprocess -model myproject 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block_.preheader.pre 
Execute       schedule -model Block_.preheader.pre 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6628.98 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.sched.rpt 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.sched.adb -f 
INFO-FLOW: Finish scheduling Block_.preheader.pre.
Execute       set_default_model Block_.preheader.pre 
Execute       bind -model Block_.preheader.pre 
BIND OPTION: model=Block_.preheader.pre
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.bind.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding Block_.preheader.pre.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1d_stream 
Execute       schedule -model conv_1d_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.459 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.sched.rpt 
Command       syn_report done; 16.89 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.sched.adb -f 
Command       db_write done; 16.62 sec.
INFO-FLOW: Finish scheduling conv_1d_stream.
Execute       set_default_model conv_1d_stream 
Execute       bind -model conv_1d_stream 
BIND OPTION: model=conv_1d_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 33.85 seconds; current allocated memory: 1.466 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.bind.rpt 
Command       syn_report done; 17.42 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.bind.adb -f 
Command       db_write done; 16.61 sec.
INFO-FLOW: Finish binding conv_1d_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model product 
Execute       schedule -model product 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.06 seconds; current allocated memory: 1.467 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.sched.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.sched.adb -f 
INFO-FLOW: Finish scheduling product.
Execute       set_default_model product 
Execute       bind -model product 
BIND OPTION: model=product
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.467 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.bind.rpt 
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.bind.adb -f 
INFO-FLOW: Finish binding product.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream.1 
Execute       schedule -model dense_large_stream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 118.75 sec.
INFO: [HLS 200-111]  Elapsed time: 118.92 seconds; current allocated memory: 1.476 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.sched.rpt 
Command       syn_report done; 39.9 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.sched.adb -f 
Command       db_write done; 40.28 sec.
INFO-FLOW: Finish scheduling dense_large_stream.1.
Execute       set_default_model dense_large_stream.1 
Execute       bind -model dense_large_stream.1 
BIND OPTION: model=dense_large_stream.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.15 sec.
INFO: [HLS 200-111]  Elapsed time: 81.33 seconds; current allocated memory: 1.495 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.bind.rpt 
Command       syn_report done; 42.56 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.bind.adb -f 
Command       db_write done; 40.39 sec.
INFO-FLOW: Finish binding dense_large_stream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream.1 
Execute       schedule -model relu_stream.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 37.2 sec.
INFO: [HLS 200-111]  Elapsed time: 120.21 seconds; current allocated memory: 1.631 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.verbose.sched.rpt 
Command       syn_report done; 51.16 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.sched.adb -f 
Command       db_write done; 50.35 sec.
INFO-FLOW: Finish scheduling relu_stream.1.
Execute       set_default_model relu_stream.1 
Execute       bind -model relu_stream.1 
BIND OPTION: model=relu_stream.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 102.21 seconds; current allocated memory: 1.654 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.verbose.bind.rpt 
Command       syn_report done; 51.62 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.bind.adb -f 
Command       db_write done; 50.07 sec.
INFO-FLOW: Finish binding relu_stream.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream 
Execute       schedule -model dense_large_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_large_stream.h:82->firmware/nnet_utils/nnet_dense_large_stream.h:282) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1696.83 sec.
INFO: [HLS 200-111]  Elapsed time: 1798.57 seconds; current allocated memory: 1.682 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.sched.rpt 
Command       syn_report done; 117.7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.sched.adb -f 
Command       db_write done; 115.65 sec.
INFO-FLOW: Finish scheduling dense_large_stream.
Execute       set_default_model dense_large_stream 
Execute       bind -model dense_large_stream 
BIND OPTION: model=dense_large_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 10.43 sec.
INFO: [HLS 200-111]  Elapsed time: 243.8 seconds; current allocated memory: 1.734 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.bind.rpt 
Command       syn_report done; 120.54 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.bind.adb -f 
Command       db_write done; 115.65 sec.
INFO-FLOW: Finish binding dense_large_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream 
Execute       schedule -model relu_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 36.84 sec.
INFO: [HLS 200-111]  Elapsed time: 273.22 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.sched.rpt 
Command       syn_report done; 51.55 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.sched.adb -f 
Command       db_write done; 50.89 sec.
INFO-FLOW: Finish scheduling relu_stream.
Execute       set_default_model relu_stream 
Execute       bind -model relu_stream 
BIND OPTION: model=relu_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.7 sec.
INFO: [HLS 200-111]  Elapsed time: 103.15 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.bind.rpt 
Command       syn_report done; 52.29 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.bind.adb -f 
Command       db_write done; 50.72 sec.
INFO-FLOW: Finish binding relu_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream.3 
Execute       schedule -model dense_large_stream.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 122.76 sec.
INFO: [HLS 200-111]  Elapsed time: 225.83 seconds; current allocated memory: 1.903 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.verbose.sched.rpt 
Command       syn_report done; 38.63 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.sched.adb -f 
Command       db_write done; 37.93 sec.
INFO-FLOW: Finish scheduling dense_large_stream.3.
Execute       set_default_model dense_large_stream.3 
Execute       bind -model dense_large_stream.3 
BIND OPTION: model=dense_large_stream.3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.91 sec.
INFO: [HLS 200-111]  Elapsed time: 77.48 seconds; current allocated memory: 1.922 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.verbose.bind.rpt 
Command       syn_report done; 39.22 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.bind.adb -f 
Command       db_write done; 38 sec.
INFO-FLOW: Finish binding dense_large_stream.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream.2 
Execute       schedule -model relu_stream.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.51 sec.
INFO: [HLS 200-111]  Elapsed time: 84.74 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.verbose.sched.rpt 
Command       syn_report done; 12.84 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.sched.adb -f 
Command       db_write done; 12.61 sec.
INFO-FLOW: Finish scheduling relu_stream.2.
Execute       set_default_model relu_stream.2 
Execute       bind -model relu_stream.2 
BIND OPTION: model=relu_stream.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 25.6 seconds; current allocated memory: 1.935 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.verbose.bind.rpt 
Command       syn_report done; 13.03 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.bind.adb -f 
Command       db_write done; 12.6 sec.
INFO-FLOW: Finish binding relu_stream.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dense_large_stream.2 
Execute       schedule -model dense_large_stream.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 10.07 sec.
INFO: [HLS 200-111]  Elapsed time: 35.71 seconds; current allocated memory: 1.938 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.verbose.sched.rpt 
Command       syn_report done; 12.98 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.sched.adb -f 
Command       db_write done; 12.75 sec.
INFO-FLOW: Finish scheduling dense_large_stream.2.
Execute       set_default_model dense_large_stream.2 
Execute       bind -model dense_large_stream.2 
BIND OPTION: model=dense_large_stream.2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 25.91 seconds; current allocated memory: 1.945 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.verbose.bind.rpt 
Command       syn_report done; 13.1 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.bind.adb -f 
Command       db_write done; 12.75 sec.
INFO-FLOW: Finish binding dense_large_stream.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model relu_stream2 
Execute       schedule -model relu_stream2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.53 sec.
INFO: [HLS 200-111]  Elapsed time: 28.4 seconds; current allocated memory: 1.947 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.sched.rpt 
Command       syn_report done; 8.41 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.sched.adb -f 
Command       db_write done; 8.24 sec.
INFO-FLOW: Finish scheduling relu_stream2.
Execute       set_default_model relu_stream2 
Execute       bind -model relu_stream2 
BIND OPTION: model=relu_stream2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 16.83 seconds; current allocated memory: 1.951 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.bind.rpt 
Command       syn_report done; 8.7 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.bind.adb -f 
Command       db_write done; 8.25 sec.
INFO-FLOW: Finish binding relu_stream2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model image_stream 
Execute       schedule -model image_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.15 sec.
INFO: [HLS 200-111]  Elapsed time: 18.15 seconds; current allocated memory: 1.958 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.sched.rpt 
Command       syn_report done; 52.87 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.sched.adb -f 
Command       db_write done; 52.7 sec.
INFO-FLOW: Finish scheduling image_stream.
Execute       set_default_model image_stream 
Execute       bind -model image_stream 
BIND OPTION: model=image_stream
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 13.86 sec.
INFO: [HLS 200-111]  Elapsed time: 119.46 seconds; current allocated memory: 2.011 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.bind.rpt 
Command       syn_report done; 60.32 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.bind.adb -f 
Command       db_write done; 53.41 sec.
INFO-FLOW: Finish binding image_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model myproject 
Command       set_default_model done; 0.15 sec.
Execute       schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 44.14 sec.
INFO: [HLS 200-111]  Elapsed time: 158.05 seconds; current allocated memory: 2.017 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command       syn_report done; 26.6 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command       db_write done; 26.54 sec.
INFO-FLOW: Finish scheduling myproject.
Execute       set_default_model myproject 
Command       set_default_model done; 0.13 sec.
Execute       bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.79 sec.
INFO: [HLS 200-111]  Elapsed time: 59.06 seconds; current allocated memory: 2.051 GB.
Execute       syn_report -verbosereport -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command       syn_report done; 35.09 sec.
Execute       db_write -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command       db_write done; 26.02 sec.
INFO-FLOW: Finish binding myproject.
Execute       get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block_.preheader.pre 
Execute       rtl_gen_preprocess conv_1d_stream 
Execute       rtl_gen_preprocess product 
Execute       rtl_gen_preprocess dense_large_stream.1 
Execute       rtl_gen_preprocess relu_stream.1 
Execute       rtl_gen_preprocess dense_large_stream 
Execute       rtl_gen_preprocess relu_stream 
Execute       rtl_gen_preprocess dense_large_stream.3 
Execute       rtl_gen_preprocess relu_stream.2 
Execute       rtl_gen_preprocess dense_large_stream.2 
Execute       rtl_gen_preprocess relu_stream2 
Execute       rtl_gen_preprocess image_stream 
Execute       rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_preheader_pre' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block_.preheader.pre -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_preheader_pre'.
INFO: [HLS 200-111]  Elapsed time: 61.18 seconds; current allocated memory: 2.055 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block_.preheader.pre -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/Block_preheader_pre -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/Block_preheader_pre 
Execute       gen_rtl Block_.preheader.pre -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/Block_preheader_pre 
Execute       syn_report -csynth -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.rpt 
Execute       syn_report -rtlxml -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/Block_preheader_pre_csynth.xml 
Execute       syn_report -verbosereport -model Block_.preheader.pre -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model Block_.preheader.pre -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.adb 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info Block_.preheader.pre -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1d_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
Command       create_rtl_model done; 0.77 sec.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 2.067 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1d_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/conv_1d_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/conv_1d_stream 
Execute       gen_rtl conv_1d_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/conv_1d_stream 
Execute       syn_report -csynth -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/conv_1d_stream_csynth.xml 
Execute       syn_report -verbosereport -model conv_1d_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.verbose.rpt 
Command       syn_report done; 17.19 sec.
Execute       db_write -model conv_1d_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.adb 
Command       db_write done; 16.36 sec.
Execute       gen_tb_info conv_1d_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model product -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 33.81 seconds; current allocated memory: 2.085 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl product -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/product -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl product -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/product 
Execute       gen_rtl product -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/product 
Execute       syn_report -csynth -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.rpt 
Execute       syn_report -rtlxml -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/product_csynth.xml 
Execute       syn_report -verbosereport -model product -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.verbose.rpt 
Execute       db_write -model product -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.adb 
Execute       gen_tb_info product -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream_1' is 8216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_1'.
Command       create_rtl_model done; 125.01 sec.
INFO: [HLS 200-111]  Elapsed time: 125.2 seconds; current allocated memory: 2.132 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream_1 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Command       gen_rtl done; 1.34 sec.
Execute       gen_rtl dense_large_stream.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream_1 
Command       gen_rtl done; 0.8 sec.
Execute       gen_rtl dense_large_stream.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream_1 
Command       gen_rtl done; 1.27 sec.
Execute       syn_report -csynth -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_1_csynth.rpt 
Command       syn_report done; 0.66 sec.
Execute       syn_report -rtlxml -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_1_csynth.xml 
Command       syn_report done; 0.31 sec.
Execute       syn_report -verbosereport -model dense_large_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.verbose.rpt 
Command       syn_report done; 40.7 sec.
Execute       db_write -model dense_large_stream.1 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.adb 
Command       db_write done; 40.27 sec.
Execute       gen_tb_info dense_large_stream.1 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream.1 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream_1' is 8704 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_1'.
Command       create_rtl_model done; 5.12 sec.
INFO: [HLS 200-111]  Elapsed time: 91.08 seconds; current allocated memory: 2.232 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream_1 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl relu_stream.1 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream_1 
Execute       gen_rtl relu_stream.1 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream_1 
Execute       syn_report -csynth -model relu_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_1_csynth.rpt 
Command       syn_report done; 1.09 sec.
Execute       syn_report -rtlxml -model relu_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_1_csynth.xml 
Command       syn_report done; 0.54 sec.
Execute       syn_report -verbosereport -model relu_stream.1 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.verbose.rpt 
Command       syn_report done; 52.1 sec.
Execute       db_write -model relu_stream.1 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.adb 
Command       db_write done; 51.11 sec.
Execute       gen_tb_info relu_stream.1 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream' is 40094 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
Command       create_rtl_model done; 162.6 sec.
INFO: [HLS 200-111]  Elapsed time: 268.34 seconds; current allocated memory: 2.441 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Command       gen_rtl done; 5.11 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream 
Command       gen_rtl done; 3.1 sec.
Execute       gen_rtl dense_large_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream 
Command       gen_rtl done; 5.14 sec.
Execute       syn_report -csynth -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.rpt 
Command       syn_report done; 3.26 sec.
Execute       syn_report -rtlxml -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_csynth.xml 
Command       syn_report done; 1.58 sec.
Execute       syn_report -verbosereport -model dense_large_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.verbose.rpt 
Command       syn_report done; 120.21 sec.
Execute       db_write -model dense_large_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.adb 
Command       db_write done; 120.35 sec.
Execute       gen_tb_info dense_large_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream' is 8704 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream'.
Command       create_rtl_model done; 4.95 sec.
INFO: [HLS 200-111]  Elapsed time: 265.56 seconds; current allocated memory: 2.642 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl relu_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream 
Execute       gen_rtl relu_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream 
Execute       syn_report -csynth -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_csynth.rpt 
Command       syn_report done; 1.08 sec.
Execute       syn_report -rtlxml -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_csynth.xml 
Command       syn_report done; 0.53 sec.
Execute       syn_report -verbosereport -model relu_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.verbose.rpt 
Command       syn_report done; 51.75 sec.
Execute       db_write -model relu_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.adb 
Command       db_write done; 52.08 sec.
Execute       gen_tb_info relu_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream.3 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream_3' is 10299 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_3'.
Command       create_rtl_model done; 147.83 sec.
INFO: [HLS 200-111]  Elapsed time: 254.16 seconds; current allocated memory: 2.750 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream_3 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Command       gen_rtl done; 1.62 sec.
Execute       gen_rtl dense_large_stream.3 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream_3 
Command       gen_rtl done; 0.89 sec.
Execute       gen_rtl dense_large_stream.3 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream_3 
Command       gen_rtl done; 1.5 sec.
Execute       syn_report -csynth -model dense_large_stream.3 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_3_csynth.rpt 
Command       syn_report done; 0.74 sec.
Execute       syn_report -rtlxml -model dense_large_stream.3 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_3_csynth.xml 
Command       syn_report done; 0.36 sec.
Execute       syn_report -verbosereport -model dense_large_stream.3 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.verbose.rpt 
Command       syn_report done; 38.93 sec.
Execute       db_write -model dense_large_stream.3 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.adb 
Command       db_write done; 39.94 sec.
Execute       gen_tb_info dense_large_stream.3 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream.2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_2'.
Command       create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 84.93 seconds; current allocated memory: 2.799 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream_2 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl relu_stream.2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream_2 
Execute       gen_rtl relu_stream.2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream_2 
Execute       syn_report -csynth -model relu_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_2_csynth.rpt 
Command       syn_report done; 0.27 sec.
Execute       syn_report -rtlxml -model relu_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream_2_csynth.xml 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model relu_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.verbose.rpt 
Command       syn_report done; 12.88 sec.
Execute       db_write -model relu_stream.2 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.adb 
Command       db_write done; 14.75 sec.
Execute       gen_tb_info relu_stream.2 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dense_large_stream.2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_2'.
Command       create_rtl_model done; 5.73 sec.
INFO: [HLS 200-111]  Elapsed time: 33.98 seconds; current allocated memory: 2.826 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl dense_large_stream.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/dense_large_stream_2 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Command       gen_rtl done; 0.17 sec.
Execute       gen_rtl dense_large_stream.2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/dense_large_stream_2 
Execute       gen_rtl dense_large_stream.2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/dense_large_stream_2 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model dense_large_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_2_csynth.rpt 
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model dense_large_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/dense_large_stream_2_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model dense_large_stream.2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.verbose.rpt 
Command       syn_report done; 12.97 sec.
Execute       db_write -model dense_large_stream.2 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.adb 
Command       db_write done; 15.02 sec.
Execute       gen_tb_info dense_large_stream.2 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model relu_stream2 -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 29.11 seconds; current allocated memory: 2.846 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl relu_stream2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/relu_stream2 -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/relu_stream2 
Execute       gen_rtl relu_stream2 -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/relu_stream2 
Execute       syn_report -csynth -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.rpt 
Command       syn_report done; 0.26 sec.
Execute       syn_report -rtlxml -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/relu_stream2_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model relu_stream2 -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.verbose.rpt 
Command       syn_report done; 8.65 sec.
Execute       db_write -model relu_stream2 -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.adb 
Command       db_write done; 10.69 sec.
Execute       gen_tb_info relu_stream2 -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model image_stream -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
Command       create_rtl_model done; 232.89 sec.
INFO: [HLS 200-111]  Elapsed time: 252.81 seconds; current allocated memory: 3.016 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl image_stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/image_stream -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl image_stream -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/image_stream 
Execute       gen_rtl image_stream -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/image_stream 
Execute       syn_report -csynth -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.rpt 
Command       syn_report done; 7.47 sec.
Execute       syn_report -rtlxml -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/image_stream_csynth.xml 
Command       syn_report done; 3.7 sec.
Execute       syn_report -verbosereport -model image_stream -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.verbose.rpt 
Command       syn_report done; 62.7 sec.
Execute       db_write -model image_stream -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.adb 
Command       db_write done; 57.45 sec.
Execute       gen_tb_info image_stream -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream 
Command       gen_tb_info done; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model myproject -vendor xilinx -mg_file /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer135_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w8_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 132.28 seconds; current allocated memory: 3.055 GB.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/systemc/myproject -synmodules Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/vhdl/myproject 
Execute       gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/verilog/myproject 
Execute       syn_report -csynth -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute       syn_report -rtlxml -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute       syn_report -verbosereport -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command       syn_report done; 33.27 sec.
Execute       db_write -model myproject -f -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command       db_write done; 28.08 sec.
Execute       gen_tb_info myproject -p /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject 
Command       gen_tb_info done; 0.27 sec.
Execute       export_constraint_db -f -tool general -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       syn_report -designview -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command       syn_report done; 14.73 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model myproject -o /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks myproject 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: Block_.preheader.pre conv_1d_stream product dense_large_stream.1 relu_stream.1 dense_large_stream relu_stream dense_large_stream.3 relu_stream.2 dense_large_stream.2 relu_stream2 image_stream myproject
INFO-FLOW: Handling components in module [Block_preheader_pre] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
INFO-FLOW: Found component conv_1d_stream_layer_in_row_Array_V_127.
INFO-FLOW: Append model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: Handling components in module [product] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
INFO-FLOW: Found component myproject_mul_mul_16s_16s_26_1_0.
INFO-FLOW: Append model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: Handling components in module [dense_large_stream_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
INFO-FLOW: Found component dense_large_stream_1_w6_V.
INFO-FLOW: Append model dense_large_stream_1_w6_V
INFO-FLOW: Handling components in module [relu_stream_1] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
INFO-FLOW: Handling components in module [dense_large_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
INFO-FLOW: Handling components in module [relu_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
INFO-FLOW: Handling components in module [dense_large_stream_3] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
INFO-FLOW: Found component dense_large_stream_3_w10_V.
INFO-FLOW: Append model dense_large_stream_3_w10_V
INFO-FLOW: Handling components in module [relu_stream_2] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
INFO-FLOW: Handling components in module [dense_large_stream_2] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
INFO-FLOW: Found component dense_large_stream_2_w12_V.
INFO-FLOW: Append model dense_large_stream_2_w12_V
INFO-FLOW: Handling components in module [relu_stream2] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
INFO-FLOW: Handling components in module [image_stream] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
INFO-FLOW: Found component image_stream_layer_in_row_Array_V_128.
INFO-FLOW: Append model image_stream_layer_in_row_Array_V_128
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
Command       ap_source done; 0.23 sec.
INFO-FLOW: Handling components in module [myproject] ... 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Found component fifo_w16_d2_A_x.
INFO-FLOW: Append model fifo_w16_d2_A_x
INFO-FLOW: Append model Block_preheader_pre
INFO-FLOW: Append model conv_1d_stream
INFO-FLOW: Append model product
INFO-FLOW: Append model dense_large_stream_1
INFO-FLOW: Append model relu_stream_1
INFO-FLOW: Append model dense_large_stream
INFO-FLOW: Append model relu_stream
INFO-FLOW: Append model dense_large_stream_3
INFO-FLOW: Append model relu_stream_2
INFO-FLOW: Append model dense_large_stream_2
INFO-FLOW: Append model relu_stream2
INFO-FLOW: Append model image_stream
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_1d_stream_layer_in_row_Array_V_127 myproject_mul_mul_16s_16s_26_1_0 dense_large_stream_1_w6_V dense_large_stream_3_w10_V dense_large_stream_2_w12_V image_stream_layer_in_row_Array_V_128 fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d2_A_x fifo_w16_d2_A_x Block_preheader_pre conv_1d_stream product dense_large_stream_1 relu_stream_1 dense_large_stream relu_stream dense_large_stream_3 relu_stream_2 dense_large_stream_2 relu_stream2 image_stream myproject
INFO-FLOW: To file: write model conv_1d_stream_layer_in_row_Array_V_127
INFO-FLOW: To file: write model myproject_mul_mul_16s_16s_26_1_0
INFO-FLOW: To file: write model dense_large_stream_1_w6_V
INFO-FLOW: To file: write model dense_large_stream_3_w10_V
INFO-FLOW: To file: write model dense_large_stream_2_w12_V
INFO-FLOW: To file: write model image_stream_layer_in_row_Array_V_128
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A_x
INFO-FLOW: To file: write model Block_preheader_pre
INFO-FLOW: To file: write model conv_1d_stream
INFO-FLOW: To file: write model product
INFO-FLOW: To file: write model dense_large_stream_1
INFO-FLOW: To file: write model relu_stream_1
INFO-FLOW: To file: write model dense_large_stream
INFO-FLOW: To file: write model relu_stream
INFO-FLOW: To file: write model dense_large_stream_3
INFO-FLOW: To file: write model relu_stream_2
INFO-FLOW: To file: write model dense_large_stream_2
INFO-FLOW: To file: write model relu_stream2
INFO-FLOW: To file: write model image_stream
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_1_w6_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 2.53 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_3_w10_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 4.95 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_2_w12_V_rom' using auto ROMs.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 0.43 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_10_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_11_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_12_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_13_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_14_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_15_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_16_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_17_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_18_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_19_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_20_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_21_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_22_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_23_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_24_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_25_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_26_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_27_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_28_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_29_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_30_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_31_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_32_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_33_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_34_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_35_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_36_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_37_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_38_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_39_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_40_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_41_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_42_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_43_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_44_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_45_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_46_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_47_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_48_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_49_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_50_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_51_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_52_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_53_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_54_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_55_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_56_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_57_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_58_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_59_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_60_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_61_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_62_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_63_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_64_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_65_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_66_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_67_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_68_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_69_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_70_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_71_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_72_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_73_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_74_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_75_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_76_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_77_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_78_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_79_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_80_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_81_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_82_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_83_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_84_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_85_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_86_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_87_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_88_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_89_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_90_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_91_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_92_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_93_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_94_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_95_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_96_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_97_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_98_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_99_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_100_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_101_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_102_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_103_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_104_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_105_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_106_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_107_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_108_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_109_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_110_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_111_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_112_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_113_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_114_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_115_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_116_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_117_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_118_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_119_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_120_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_121_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_122_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_123_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_124_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_125_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_126_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_127_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_128_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_129_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_130_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_131_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_132_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_133_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_134_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_135_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_136_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_137_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_138_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_139_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_140_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_141_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_142_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_143_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_144_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_145_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_146_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_147_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_148_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_149_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_150_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_151_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_152_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_153_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_154_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_155_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_156_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_157_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_158_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_159_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_160_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_161_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_162_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_163_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_164_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_165_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_166_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_167_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_168_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_169_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_170_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_171_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_172_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_173_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_174_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_175_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_176_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_177_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_178_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_179_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_180_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_181_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_182_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_183_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_184_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_185_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_186_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_187_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_188_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_189_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_190_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_191_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_192_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_193_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_194_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_195_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_196_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_197_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_198_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_199_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_200_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_201_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_202_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_203_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_204_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_205_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_206_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_207_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_208_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_209_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_210_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_211_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_212_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_213_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_214_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_215_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_216_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_217_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_218_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_219_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_220_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_221_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_222_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_223_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_224_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_225_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_226_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_227_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_228_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_229_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_230_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_231_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_232_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_233_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_234_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_235_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_236_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_237_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_238_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_239_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_240_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_241_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_242_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_243_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_244_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_245_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_246_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_247_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_248_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_249_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_250_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_251_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_252_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_253_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_254_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_255_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_256_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_257_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_258_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_259_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_260_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_261_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_262_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_263_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_264_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_265_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_266_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_267_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_268_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_269_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_270_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_271_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_272_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_273_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_274_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_275_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_276_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_277_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_278_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_279_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_280_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_281_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_282_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_283_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_284_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_285_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_286_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_287_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_288_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_289_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_290_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_291_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_292_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_293_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_294_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_295_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_296_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_297_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_298_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_299_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_300_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_301_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_302_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_303_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_304_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_305_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_306_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_307_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_308_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_309_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_310_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_311_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_312_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_313_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_314_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_315_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_316_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_317_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_318_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_319_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_320_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_321_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_322_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_323_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_324_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_325_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_326_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_327_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_328_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_329_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_330_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_331_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_332_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_333_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_334_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_335_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_336_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_337_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_338_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_339_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_340_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_341_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_342_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_343_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_344_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_345_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_346_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_347_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_348_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_349_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_350_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_351_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_352_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_353_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_354_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_355_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_356_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_357_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_358_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_359_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_360_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_361_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_362_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_363_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_364_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_365_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_366_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_367_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_368_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_369_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_370_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_371_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_372_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_373_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_374_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_375_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_376_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_377_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_378_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_379_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_380_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_381_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_382_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_383_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_384_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_385_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_386_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_387_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_388_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_389_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_390_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_391_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_392_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_393_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_394_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_395_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_396_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_397_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_398_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_399_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_400_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_401_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_402_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_403_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_404_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_405_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_406_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_407_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_408_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_409_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_410_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_411_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_412_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_413_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_414_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_415_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_416_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_417_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_418_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_419_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_420_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_421_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_422_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_423_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_424_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_425_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_426_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_427_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_428_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_429_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_430_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_431_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_432_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_433_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_434_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_435_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_436_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_437_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_438_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_439_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_440_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_441_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_442_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_443_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_444_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_445_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_446_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_447_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_448_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_449_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_450_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_451_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_452_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_453_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_454_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_455_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_456_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_457_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_458_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_459_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_460_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_461_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_462_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_463_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_464_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_465_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_466_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_467_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_468_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_469_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_470_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_471_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_472_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_473_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_474_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_475_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_476_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_477_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_478_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_479_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_480_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_481_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_482_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_483_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_484_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_485_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_486_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_487_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_488_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_489_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_490_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_491_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_492_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_493_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_494_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_495_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_496_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_497_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_498_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_499_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_500_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_501_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_502_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_503_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_504_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_505_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_506_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_507_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_508_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_509_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_510_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_511_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Command       ap_source done; 145.78 sec.
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_0_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sInput_1_V_V_U(fifo_w16_d2_A_x)' using Shift Registers.
Command       ap_source done; 0.25 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.compgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2453 #gSsdmPorts=10
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/Block_preheader_pre.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/conv_1d_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/product.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_1.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_3.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream_2.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/dense_large_stream_2.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/relu_stream2.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/image_stream.tbgen.tcl 
Execute       source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 03:24:32 ; elapsed = 03:25:57 . Memory (MB): peak = 6058.938 ; gain = 5270.398 ; free physical = 14540 ; free virtual = 147674
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command     autosyn done; 5758.47 sec.
Command   csynth_design done; 12352.1 sec.
Execute   add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute   cosim_design -trace_level all 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/kintexu/kintexu_fpv7.gen 
Execute       source /data/Xilinx/Vivado/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute     ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute     source /home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
