{
    "design_name": "bsg_mul_iterative", 
    "filelist": [ 
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_adder_carry_save.v",  
        "basejump_stl/bsg_misc/bsg_multiplier_compressor/bsg_multiplier_compressor_64_33_3.v", 
        "basejump_stl/bsg_misc/bsg_adder_carry_selected.v",
        "basejump_stl/bsg_misc/bsg_mul_iterative.v"
        ],  
    "run_config": [{
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "95",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_300MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    },  {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "87",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_325MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    },  {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "81",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_350MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "76",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_375MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    },  {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "71",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_400MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "67",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_425MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "63",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_450MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    }, {
        "constraints": [{
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "input"
        }, {
            "clock": "clk",
            "delay": "0",
            "port": "all",
            "type": "output"
        }, {
            "name": "clk",
            "period_in_num_of_FO4": "60",
            "port": "clk_i",
            "type": "clock",
            "uncertainty": "0"
        }],
        "description": "",
        "design_size": "",
        "name": "bsg_mul_iterative_64_32_64_475MHz",
        "parameters": ["width_p=64", "stride_p=33"]
    }
]

}