Vivado Simulator 2020.2
Time resolution is 1 ps
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: MIPS PIPELINE TESTBENCH - FINAL VERSION
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: WITH MEMORY BUS MONITORING
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Total instructions loaded: 15
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Maximum cycles: 500
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: Loop iterations expected: 15 (R2 starts at 0x000F)
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ===== INITIAL STATE AFTER RESET =====
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R0 = 0x0000 (expected 0x0040)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R1 = 0x0020 (expected 0x1010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R2 = 0x000F (expected 0x000F)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R3 = 0x00F0 (expected 0x00F0)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R5 = 0x0010 (expected 0x0010)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R6 = 0x0005 (expected 0x0005)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R7 = 0x0000 (expected 0x0000)
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: =====================================
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R0 should be 0x0040, got 0x0000
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Error: ERROR: R1 should be 0x1010, got 0x0020
Time: 30 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 1 ====
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0006 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 2 ====
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0008 | R0=0000 R1=0020 R2=000F R3=00F0
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 3 ====
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000A | R0=0000 R1=0020 R2=000E R3=00F0
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0005 R7=0000
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 4 ====
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000C | R0=0000 R1=0020 R2=000E R3=00F0
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 5 ====
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x000E | R0=0000 R1=0020 R2=000E R3=00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 6 ====
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 7 ====
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0010 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 8 ====
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0012 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 9 ====
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0014 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 10 ====
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: PC: 0x0016 | R0=0000 R1=0020 R2=000E R3=00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: R4=0000 R5=0010 R6=0000 R7=0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/Tb_opcode_takein.vhd
Note: ==== CYCLE 50 ====
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs