{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527680738174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527680738185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 12:45:37 2018 " "Processing started: Wed May 30 12:45:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527680738185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680738185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pseudo_aleatorios -c pseudo_aleatorios " "Command: quartus_map --read_settings_files=on --write_settings_files=off pseudo_aleatorios -c pseudo_aleatorios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680738185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527680738690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527680738690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750511 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mostrador_digital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mostrador_digital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mostrador_digital-hardware " "Found design unit 1: mostrador_digital-hardware" {  } { { "mostrador_digital.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/mostrador_digital.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750514 ""} { "Info" "ISGN_ENTITY_NAME" "1 mostrador_digital " "Found entity 1: mostrador_digital" {  } { { "mostrador_digital.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/mostrador_digital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(56) " "VHDL syntax error at pseudo_num_gen.vhd(56) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(57) " "VHDL syntax error at pseudo_num_gen.vhd(57) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 57 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(58) " "VHDL syntax error at pseudo_num_gen.vhd(58) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(59) " "VHDL syntax error at pseudo_num_gen.vhd(59) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(60) " "VHDL syntax error at pseudo_num_gen.vhd(60) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 60 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750523 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(61) " "VHDL syntax error at pseudo_num_gen.vhd(61) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 61 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(62) " "VHDL syntax error at pseudo_num_gen.vhd(62) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(63) " "VHDL syntax error at pseudo_num_gen.vhd(63) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 63 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(70) " "VHDL syntax error at pseudo_num_gen.vhd(70) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(71) " "VHDL syntax error at pseudo_num_gen.vhd(71) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(72) " "VHDL syntax error at pseudo_num_gen.vhd(72) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(73) " "VHDL syntax error at pseudo_num_gen.vhd(73) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(74) " "VHDL syntax error at pseudo_num_gen.vhd(74) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(75) " "VHDL syntax error at pseudo_num_gen.vhd(75) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 75 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(76) " "VHDL syntax error at pseudo_num_gen.vhd(76) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(77) " "VHDL syntax error at pseudo_num_gen.vhd(77) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 77 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(86) " "VHDL syntax error at pseudo_num_gen.vhd(86) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(87) " "VHDL syntax error at pseudo_num_gen.vhd(87) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 87 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" pseudo_num_gen.vhd(88) " "VHDL syntax error at pseudo_num_gen.vhd(88) near text \"when\";  expecting \";\"" {  } { { "pseudo_num_gen.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/pseudo_num_gen.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_num_gen.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pseudo_num_gen.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-hardware " "Found design unit 1: clock_divider-hardware" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750528 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/projeto final/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527680750528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527680750687 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 12:45:50 2018 " "Processing ended: Wed May 30 12:45:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527680750687 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527680750687 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527680750687 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527680750687 ""}
