<!--
	- I/O mapping
	- Version: 
	- Date: Tue Jul 16 11:10:47 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[2776:2776]" net="$f2g_trx_dly_tap_dly_tap_val[0]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[2763:2763]" net="$f2g_trx_dly_tap_dly_tap_val[1]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[2793:2793]" net="$f2g_trx_dly_tap_dly_tap_val[2]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3260:3260]" net="$f2g_trx_dly_tap_dly_tap_val[3]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3248:3248]" net="$f2g_trx_dly_tap_dly_tap_val[4]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3240:3240]" net="$f2g_trx_dly_tap_dly_tap_val[5]" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[3287:3287]" net="data_o" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[75:75]" net="dly_adj" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[142:142]" net="dly_incdec" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[74:74]" net="dly_ld" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3296:3296]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$506" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3280:3280]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$507" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3301:3301]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$508" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2806:2806]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$509" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2753:2753]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$510" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2748:2748]" net="$auto$rs_design_edit.cc:498:handle_dangling_outs$511" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2803:2803]" net="$auto$rs_design_edit.cc:885:execute$501" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2764:2764]" net="$auto$rs_design_edit.cc:885:execute$502" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2741:2741]" net="$auto$rs_design_edit.cc:885:execute$503" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2743:2743]" net="$auto$rs_design_edit.cc:885:execute$504" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2792:2792]" net="$auto$rs_design_edit.cc:885:execute$505" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3245:3245]" net="$f2g_trx_dly_adj_dly_adj_inv" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3241:3241]" net="$f2g_trx_dly_inc_dly_incdec_inv" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3255:3255]" net="$f2g_trx_dly_ld_dly_ld_inv" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3308:3308]" net="data_o_inv_delayed" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2790:2790]" net="dly_tap_val_inv[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2750:2750]" net="dly_tap_val_inv[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[2765:2765]" net="dly_tap_val_inv[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3285:3285]" net="dly_tap_val_inv[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[3265:3265]" net="dly_tap_val_inv[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[110:110]" net="dly_tap_val_inv[5]" dir="output"/>
</io_mapping>
