<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant - Hardware Design Engineer</title>
    <meta name="description" content="The portfolio of Edidi Sai Anant, a hardware design engineer specializing in VLSI, FPGAs, and embedded systems.">

    <!-- Open Graph / Facebook -->
    <meta property="og:type" content="website">
    <meta property="og:url" content="https://esanant.github.io/">
    <meta property="og:title" content="Edidi Sai Anant - Hardware Design Engineer">
    <meta property="og:description" content="Specialized in semiconductor design, embedded systems, and hardware acceleration.">
    
    <!-- Twitter -->
    <meta property="twitter:card" content="summary_large_image">
    <meta property="twitter:url" content="https://esanant.github.io/">
    <meta property="twitter:title" content="Edidi Sai Anant - Hardware Design Engineer">
    <meta property="twitter:description" content="Specialized in semiconductor design, embedded systems, and hardware acceleration.">

    <link rel="stylesheet" href="css/style.css">
    <link href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" rel="stylesheet">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&family=Fira+Code:wght@300;400;500&display=swap" rel="stylesheet">
</head>
<body>
    <!-- Loading Screen -->
    <div id="loader" class="loader">
        <div class="verilog-synthesis">
            <div class="synthesis-stage" data-stage="Parse">
                <div class="stage-indicator"></div>
                <span>Parsing HDL...</span>
            </div>
            <div class="synthesis-stage" data-stage="Elaborate">
                <div class="stage-indicator"></div>
                <span>Elaborating Design...</span>
            </div>
            <div class="synthesis-stage" data-stage="Optimize">
                <div class="stage-indicator"></div>
                <span>Optimizing Logic...</span>
            </div>
            <div class="synthesis-stage" data-stage="Map">
                <div class="stage-indicator"></div>
                <span>Technology Mapping...</span>
            </div>
        </div>
        <div class="loading-progress">
            <div class="progress-bar"></div>
        </div>
    </div>

    <!-- Animated Background -->
    <div class="animated-bg">
        <canvas id="circuit-canvas"></canvas>
    </div>

    <!-- Navigation -->
    <nav class="nav-sidebar">
        <div class="nav-items">
            <a href="#hero" class="nav-item active" data-section="hero" aria-label="Home"><i class="fas fa-home"></i><span>Home</span></a>
            <a href="#about" class="nav-item" data-section="about" aria-label="About"><i class="fas fa-user"></i><span>About</span></a>
            <a href="#education" class="nav-item" data-section="education" aria-label="Education"><i class="fas fa-graduation-cap"></i><span>Education</span></a>
            <a href="#experience" class="nav-item" data-section="experience" aria-label="Experience"><i class="fas fa-briefcase"></i><span>Experience</span></a>
            <a href="#projects" class="nav-item" data-section="projects" aria-label="Projects"><i class="fas fa-code"></i><span>Projects</span></a>
            <a href="#publications" class="nav-item" data-section="publications" aria-label="Publications"><i class="fas fa-file-alt"></i><span>Publications</span></a>
            <a href="#skills" class="nav-item" data-section="skills" aria-label="Skills"><i class="fas fa-cogs"></i><span>Skills</span></a>
        </div>
    </nav>

    <!-- Main Content -->
    <main class="main-content">
        <!-- Hero Section -->
        <section id="hero" class="section hero-section">
            <div class="hero-content">
                <div class="hero-text">
                    <h1 class="hero-name">
                        <span class="name-part">Edidi</span>
                        <span class="name-part">Sai Anant</span>
                    </h1>
                    <div class="hero-title">
                        <span class="typing-text"></span><span class="cursor">|</span>
                    </div>
                    <p class="hero-description">
                        Master's candidate in Electrical Engineering with a robust foundation in semiconductor design and embedded systems, passionate about pushing the boundaries of digital logic and system-on-chip innovation[4].
                    </p>
                    <div class="hero-links">
                        <a href="mailto:esanant@u.nus.edu" class="hero-link"><i class="fas fa-envelope"></i><span>Email</span></a>
                        <a href="https://linkedin.com/in/sai-anant" class="hero-link" target="_blank"><i class="fab fa-linkedin"></i><span>LinkedIn</span></a>
                        <a href="https://github.com/ESAnant" class="hero-link" target="_blank"><i class="fab fa-github"></i><span>GitHub</span></a>
                    </div>
                </div>
                <div class="hero-visual">
                    <div class="chip-container">
                        <div class="chip">
                            <div class="chip-label">RISC-V</div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- About Section -->
        <section id="about" class="section about-section">
            <div class="section-container">
                <h2 class="section-title">About Me</h2>
                <div class="about-content">
                    <div class="about-text">
                        <p>
                           I am a dedicated Electrical Engineering Master's candidate with a strong background in semiconductor processes and IC design. My academic and practical experiences have equipped me with a keen interest in exploring diverse opportunities within the semiconductor industry[4].
                        </p>
                        <p>
                            Driven by a passion for innovation and equipped with analytical and technical skills, I am committed to contributing to collaborative teams and tackling challenges in a dynamic, future-oriented environment. I specialize in creating efficient, scalable hardware solutions from low-level <code>RTL</code> design to high-level system architecture[1][4].
                        </p>
                        <div class="philosophy-card">
                            <i class="fas fa-lightbulb"></i>
                            <div>
                                <h4>My Strengths</h4>
                                <p>"A reliable, patient, and collaborative team player, dedicated to achieving elegant simplicity in complex systems. Every gate matters, every clock cycle counts[1][4]."</p>
                            </div>
                        </div>
                    </div>
                    <div class="about-stats">
                        <div class="stat-item">
                            <div class="stat-number" data-target="3">0</div>
                            <div class="stat-label">Publications & Patents[6]</div>
                        </div>
                        <div class="stat-item">
                            <div class="stat-number" data-target="5">0</div>
                            <div class="stat-label">Years of Experience[4]</div>
                        </div>
                         <div class="stat-item">
                            <div class="stat-number" data-target="15">0</div>
                            <div class="stat-label">Key Skills Mastered[4]</div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Education Section -->
        <section id="education" class="section education-section">
            <div class="section-container">
                <h2 class="section-title">Education</h2>
                <div class="timeline">
                    <div class="timeline-item">
                        <div class="timeline-marker"></div>
                        <div class="timeline-content">
                            <div class="education-card">
                                <div class="education-header">
                                    <h3>Master of Science, Electrical Engineering</h3>
                                    <span class="duration">2023 - 2025</span>
                                </div>
                                <p class="university">National University of Singapore</p>
                                <div class="coursework">
                                    <h4>Key Coursework:</h4>
                                    <div class="course-tags">
                                        <span>VLSI Digital Circuit Design</span>
                                        <span>Memory Technologies</span>
                                        <span>Embedded Hardware System Design</span>
                                        <span>Computer Architecture</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="timeline-item">
                        <div class="timeline-marker"></div>
                        <div class="timeline-content">
                            <div class="education-card">
                                <div class="education-header">
                                    <h3>Bachelor of Technology, ECE</h3>
                                    <span class="duration">2019 - 2023</span>
                                </div>
                                <p class="university">SRM Institute of Science and Technology</p>
                                 <div class="coursework">
                                    <h4>Key Coursework:</h4>
                                    <div class="course-tags">
                                        <span>Semiconductor Device Modelling</span>
                                        <span>Digital Electronics</span>
                                        <span>VLSI Design</span>
                                        <span>ARM-Based Embedded Systems</span>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Experience Section -->
        <section id="experience" class="section experience-section">
            <div class="section-container">
                <h2 class="section-title">Experience</h2>
                <div class="experience-grid">
                    <div class="experience-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <h3>Graduate Assistant</h3>
                                <span class="company">National University of Singapore</span>
                                <div class="card-tech"><span>Guidance</span><span>Lab Materials</span><span>Faculty Collaboration</span></div>
                                <span class="card-duration">Aug 2024 - Present</span>
                            </div>
                            <div class="card-back">
                                <h4>Key Responsibilities:</h4>
                                <ul>
                                    <li>Oversee lab sessions for Microcontroller Programming and Computer Architecture[8].</li>
                                    <li>Provide guidance and feedback on lab work and assignments[8].</li>
                                    <li>Collaborate with faculty to overhaul lab materials and processes[8].</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="experience-card">
                        <div class="card-inner">
                            <div class="card-front">
                                <h3>Project Intern</h3>
                                <span class="company">Maven Silicon</span>
                                <div class="card-tech"><span>Verilog</span><span>RTL Design</span><span>SystemVerilog</span></div>
                                <span class="card-duration">Dec 2022 - Jan 2023</span>
                            </div>
                            <div class="card-back">
                                <h4>Key Learnings:</h4>
                                <ul>
                                    <li>Designed and verified an AHB to APB bridge using Verilog HDL[4].</li>
                                    <li>Decomposed complex designs into manageable modular components[4].</li>
                                    <li>Interpreted RTL descriptions into gate-level schematics for optimization[4].</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                    <div class="experience-card">
                         <div class="card-inner">
                            <div class="card-front">
                                <h3>Intern</h3>
                                <span class="company">Sandeepani School of Embedded System Design</span>
                                <div class="card-tech"><span>SystemVerilog</span><span>QuestaSim</span><span>UVM</span></div>
                                <span class="card-duration">Jun 2022 - Jul 2022</span>
                            </div>
                            <div class="card-back">
                                <h4>Key Learnings:</h4>
                                <ul>
                                    <li>Developed and verified a UART protocol using Verilog HDL[4].</li>
                                    <li>Executed in-depth functional verification of a Half Adder with SystemVerilog[4].</li>
                                    <li>Performed detailed functional coverage analysis using QuestaSim[4].</li>
                                </ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Projects Section -->
        <section id="projects" class="section projects-section">
            <div class="section-container">
                <h2 class="section-title">Featured Projects</h2>
                <div class="projects-grid">
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-microchip"></i></div>
                        <h3>FPGA Hardware Accelerator</h3>
                        <p>Developed an accelerator on a Xilinx Zynq-7000 FPGA to improve MLP neural network inference, achieving significant speed and efficiency gains through pipelining, loop unrolling, and array partitioning[7].</p>
                        <div class="project-tech"><span>HLS</span><span>Verilog</span><span>Pipelining</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-memory"></i></div>
                        <h3>In-Memory Compute Circuit</h3>
                        <p>Designed an in-memory compute circuit using NeuroSim and MuMax3 to accelerate neural network computations. Implemented profiling and optimization to improve speed and resource utilization[7].</p>
                        <div class="project-tech"><span>NeuroSim</span><span>PyTorch</span><span>Quantization</span></div>
                    </div>
                    <div class="project-card">
                        <div class="project-icon"><i class="fas fa-sitemap"></i></div>
                        <h3>VLSI Interconnect Modelling</h3>
                        <p>Optimized processor interconnects using Elmore RC models and Cadence Virtuoso for a 2-core processor at 45nm technology, focusing on energy-delay tradeoffs to enhance signal integrity and system performance[7].</p>
                        <div class="project-tech"><span>Cadence Virtuoso</span><span>Elmore RC</span><span>45nm</span></div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Publications Section -->
        <section id="publications" class="section publications-section">
            <div class="section-container">
                <h2 class="section-title">Publications & Patents</h2>
                <div class="publications-list">
                    <div class="publication-item">
                        <div class="publication-type"><i class="fas fa-certificate"></i><span>Patent</span></div>
                        <div class="publication-details">
                            <h4>A System for Controlling an Autonomous Vehicle and a Method Thereof</h4>
                            <p class="venue">Issued Mar 28, 2025</p>
                            <p class="description">An intelligent system to detect driver medical distress, switch to autonomous mode, and navigate to safety, enhancing road safety through innovative technology[6].</p>
                        </div>
                    </div>
                    <div class="publication-item">
                        <div class="publication-type"><i class="fas fa-file-alt"></i><span>Journal Paper</span></div>
                        <div class="publication-details">
                            <h4>Improving Data Integrity with Reversible Logic-based Error Detection</h4>
                            <p class="venue">IEEE - Jun 1, 2023</p>
                            <p class="description">Published work on an Error Detection and Correction Module on an AHB-APB Bridge to improve data integrity[6].</p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <!-- Skills Section -->
        <section id="skills" class="section skills-section">
            <div class="section-container">
                <h2 class="section-title">Technical Skills</h2>
                <div class="skills-content">
                    <div class="skills-category">
                        <h3><i class="fas fa-wave-square"></i>Hardware Description Languages</h3>
                        <div class="skills-list">
                            <div class="skill-item"><span class="skill-name">Verilog</span><div class="skill-bar"><div class="skill-progress" style="width: 95%;"></div></div></div>
                            <div class="skill-item"><span class="skill-name">SystemVerilog</span><div class="skill-bar"><div class="skill-progress" style="width: 90%;"></div></div></div>
                            <div class="skill-item"><span class="skill-name">HLS</span><div class="skill-bar"><div class="skill-progress" style="width: 85%;"></div></div></div>
                        </div>
                    </div>
                    <div class="skills-category">
                        <h3><i class="fas fa-tools"></i>EDA Tools</h3>
                        <div class="skills-grid">
                            <div class="skill-badge"><span>Cadence Virtuoso</span></div>
                            <div class="skill-badge"><span>Xilinx Vivado</span></div>
                            <div class="skill-badge"><span>QuestaSim</span></div>
                            <div class="skill-badge"><span>Xilinx Vitis</span></div>
                        </div>
                    </div>
                    <div class="skills-category">
                        <h3><i class="fas fa-code"></i>Programming & Software</h3>
                        <div class="skills-grid">
                            <div class="skill-badge"><span>C++</span></div>
                            <div class="skill-badge"><span>Python</span></div>
                            <div class="skill-badge"><span>LaTeX</span></div>
                            <div class="skill-badge"><span>Autodesk Eagle</span></div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>

    <script src="js/script.js"></script>
</body>
</html>
