// PIPELINE_uINST_BLOCK

module PL_uINST_BLOCK(
    input CLK,
    input [5:0] busA_in,
    input [5:0] busB_in,
    input [5:0] busC_in,
    input [3:0] ALUC_in,
    input [1:0] SH_in,
    input KMx_in,
    input [6:0] T_in,
    input [1:0] M_in,
    
    output reg [5:0] busA,
    output reg [5:0] busB,
    output reg [5:0] busC,
    output reg [3:0] ALUC,
    output reg [1:0] SH,
    output reg KMx,
    output reg [6:0] T,
    output reg [1:0] M,
);

always @(posedge CLK) begin
    busA <= busA_in;
    busB <= busB_in;
    busC <= busC_in;
    ALUC <= ALUC_in;
    SH   <= SH_in;
    KMx  <= KMx_in;
    T    <= T_in;
    M    <= M_in;
end
endmodule
