// Seed: 662972311
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_8,
    input supply0 id_4,
    input wor id_5,
    input supply0 id_6
);
  wire id_9;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
    , id_5,
    input  tri   id_2,
    input  tri1  id_3
);
  string id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3
  );
  wire id_7;
  wire id_8, id_9;
  always @(posedge id_6 or posedge "") begin : LABEL_0
    id_0 <= 1;
  end
endmodule
