This is an exercise generated to multiply two N-bit numbers, implemented using Python, where the memory file is generated(exmp.rom_16x4.dat) . 
After creating the file, it is implemented in the Verilog(Memory_code file + TestBench for it) using "Vivado HL WebPACK". 
