==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
WARNING: [HLS 200-40] Skipped source file 'tb_output.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'tb_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'results.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'matchedRee/matchFilter.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'inputCorrr.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 97.980 ; gain = 48.512
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 98.000 ; gain = 48.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 111.535 ; gain = 62.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'matchFilter_ff::convol' into 'matchFilter' (matchedRee/matchFilter.cpp:19) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 117.434 ; gain = 67.965
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data.V' (matchedRee/matchFilter.cpp:4).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data.V' (matchedRee/matchFilter.cpp:4).
WARNING: [XFORM 203-104] Completely partitioning array 'preamble.V'  accessed through non-constant indices on dimension 1 (matchedRee/matchFilter.h:159:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'preamble.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'matchFilter_ff::convol' into 'matchFilter' (matchedRee/matchFilter.cpp:19) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 145.738 ; gain = 96.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 149.043 ; gain = 99.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matchFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.669 seconds; current allocated memory: 100.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 101.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matchFilter/in_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matchFilter/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matchFilter/out_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matchFilter/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matchFilter' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'matchFilter_buffIn_data_V' to 'matchFilter_buffIbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matchFilter_buffIn_last_V' to 'matchFilter_buffIcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matchFilter_mux_1287_16_1' to 'matchFilter_mux_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matchFilter_mac_muladd_16s_16s_21ns_21_3' to 'matchFilter_mac_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matchFilter_mac_meOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matchFilter_mux_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matchFilter'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 102.169 MB.
INFO: [RTMG 210-278] Implementing memory 'matchFilter_buffIbkb_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matchFilter_buffIcud_ram' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 149.043 ; gain = 99.574
INFO: [SYSC 207-301] Generating SystemC RTL for matchFilter.
INFO: [VHDL 208-304] Generating VHDL RTL for matchFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for matchFilter.
INFO: [HLS 200-112] Total elapsed time: 14.049 seconds; peak allocated memory: 102.169 MB.
