{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614768826469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614768826469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 07:53:46 2021 " "Processing started: Wed Mar 03 07:53:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614768826469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614768826469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplexador -c multiplexador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplexador -c multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614768826469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614768826680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614768826680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador-2-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador-2-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador-2-1 " "Found entity 1: multiplexador-2-1" {  } { { "multiplexador-2-1.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador-2-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614768835674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614768835674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614768835675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614768835675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexador " "Elaborating entity \"multiplexador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614768835693 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT\[7..0\] " "Pin \"OUT\[7..0\]\" is missing source" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1614768835749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador-2-1 multiplexador-2-1:inst " "Elaborating entity \"multiplexador-2-1\" for hierarchy \"multiplexador-2-1:inst\"" {  } { { "multiplexador.bdf" "inst" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 32 448 544 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614768835912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[7\] GND " "Pin \"OUT\[7\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[6\] GND " "Pin \"OUT\[6\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[5\] GND " "Pin \"OUT\[5\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[4\] GND " "Pin \"OUT\[4\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[3\] GND " "Pin \"OUT\[3\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[2\] GND " "Pin \"OUT\[2\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[1\] GND " "Pin \"OUT\[1\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT\[0\] GND " "Pin \"OUT\[0\]\" is stuck at GND" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 512 616 792 528 "OUT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614768836954 "|multiplexador|OUT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614768836954 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[7\] " "No output dependent on input pin \"IN1\[7\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[6\] " "No output dependent on input pin \"IN1\[6\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[5\] " "No output dependent on input pin \"IN1\[5\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[4\] " "No output dependent on input pin \"IN1\[4\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[3\] " "No output dependent on input pin \"IN1\[3\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[2\] " "No output dependent on input pin \"IN1\[2\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[1\] " "No output dependent on input pin \"IN1\[1\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN1\[0\] " "No output dependent on input pin \"IN1\[0\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 368 384 24 "IN1\[7..0\]" "" } { 48 376 448 65 "IN1\[0\]" "" } { 168 376 448 185 "IN1\[1\]" "" } { 288 376 448 305 "IN1\[2\]" "" } { 408 376 448 425 "IN1\[3\]" "" } { 584 376 448 601 "IN1\[4\]" "" } { 704 376 448 721 "IN1\[5\]" "" } { 824 376 448 841 "IN1\[6\]" "" } { 944 376 448 961 "IN1\[7\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S " "No output dependent on input pin \"S\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { 528 96 264 544 "S" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|S"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[7\] " "No output dependent on input pin \"IN2\[7\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[6\] " "No output dependent on input pin \"IN2\[6\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[5\] " "No output dependent on input pin \"IN2\[5\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[4\] " "No output dependent on input pin \"IN2\[4\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[3\] " "No output dependent on input pin \"IN2\[3\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[2\] " "No output dependent on input pin \"IN2\[2\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[1\] " "No output dependent on input pin \"IN2\[1\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN2\[0\] " "No output dependent on input pin \"IN2\[0\]\"" {  } { { "multiplexador.bdf" "" { Schematic "D:/intelFPGA_lite/20.1/multiplex/multiplexador.bdf" { { -144 400 416 24 "IN2\[7..0\]" "" } { 976 408 448 993 "IN2\[7\]" "" } { 856 408 448 873 "IN2\[6\]" "" } { 736 408 448 753 "IN2\[5\]" "" } { 616 408 448 633 "IN2\[4\]" "" } { 440 408 448 457 "IN2\[3\]" "" } { 320 408 448 337 "IN2\[2\]" "" } { 200 408 448 217 "IN2\[1\]" "" } { 80 408 448 97 "IN2\[0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614768837341 "|multiplexador|IN2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614768837341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614768837374 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614768837374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614768837374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614768838401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 07:53:58 2021 " "Processing ended: Wed Mar 03 07:53:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614768838401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614768838401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614768838401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614768838401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1614768843012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614768843013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 07:53:59 2021 " "Processing started: Wed Mar 03 07:53:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614768843013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614768843013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiplexador -c multiplexador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiplexador -c multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614768843013 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614768844452 ""}
{ "Info" "0" "" "Project  = multiplexador" {  } {  } 0 0 "Project  = multiplexador" 0 0 "Fitter" 0 0 1614768844497 ""}
{ "Info" "0" "" "Revision = multiplexador" {  } {  } 0 0 "Revision = multiplexador" 0 0 "Fitter" 0 0 1614768844499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1614768844625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1614768844625 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "multiplexador EPM240T100C3 " "Automatically selected device EPM240T100C3 for design multiplexador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1614768845253 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614768845955 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614768846129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C3 " "Device EPM570T100C3 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1614768847089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614768847089 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1614768847375 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplexador.sdc " "Synopsys Design Constraints File file not found: 'multiplexador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614768847872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614768847891 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1614768847932 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1614768847933 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1614768847936 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1614768847936 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1614768847937 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1614768847937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614768847980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614768847981 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1614768848008 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1614768848011 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1614768848048 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1614768848069 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1614768848075 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1614768848076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1614768848076 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614768848076 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 17 8 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 17 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1614768848096 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1614768848096 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614768848096 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614768848097 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1614768848097 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1614768848097 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614768848097 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614768848264 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1614768848518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614768849084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614768849184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614768849266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614768849361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614768849361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614768849370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/20.1/multiplex/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1614768849471 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614768849471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1614768849499 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1614768849499 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614768849499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614768849500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1614768849635 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614768849740 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1614768849804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/20.1/multiplex/output_files/multiplexador.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/20.1/multiplex/output_files/multiplexador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614768850103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1123 " "Peak virtual memory: 1123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614768850143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 07:54:10 2021 " "Processing ended: Wed Mar 03 07:54:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614768850143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614768850143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614768850143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614768850143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614768853553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614768853553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 07:54:13 2021 " "Processing started: Wed Mar 03 07:54:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614768853553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614768853553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiplexador -c multiplexador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiplexador -c multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614768853554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1614768853768 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614768854086 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614768854098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614768854772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 07:54:14 2021 " "Processing ended: Wed Mar 03 07:54:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614768854772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614768854772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614768854772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614768854772 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614768855717 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614768856749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614768856749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 07:54:16 2021 " "Processing started: Wed Mar 03 07:54:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614768856749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1614768856749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiplexador -c multiplexador " "Command: quartus_sta multiplexador -c multiplexador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1614768856749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1614768856889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1614768856990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1614768856990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1614768857125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1614768857149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiplexador.sdc " "Synopsys Design Constraints File file not found: 'multiplexador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1614768857190 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1614768857190 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1614768857190 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1614768857190 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1614768857206 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1614768857219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857231 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1614768857232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857235 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1614768857238 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1614768857239 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614768857251 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1614768857251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614768857322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 07:54:17 2021 " "Processing ended: Wed Mar 03 07:54:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614768857322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614768857322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614768857322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614768857322 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1614768857941 ""}
