$comment
	File created using the following command:
		vcd file aula4.msim.vcd -direction
$end
$date
	Tue Mar 29 23:25:44 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDB [5] $end
$var wire 1 ' LEDB [4] $end
$var wire 1 ( LEDB [3] $end
$var wire 1 ) LEDB [2] $end
$var wire 1 * LEDB [1] $end
$var wire 1 + LEDB [0] $end
$var wire 1 , LEDG [7] $end
$var wire 1 - LEDG [6] $end
$var wire 1 . LEDG [5] $end
$var wire 1 / LEDG [4] $end
$var wire 1 0 LEDG [3] $end
$var wire 1 1 LEDG [2] $end
$var wire 1 2 LEDG [1] $end
$var wire 1 3 LEDG [0] $end
$var wire 1 4 LEDIMED [8] $end
$var wire 1 5 LEDIMED [7] $end
$var wire 1 6 LEDIMED [6] $end
$var wire 1 7 LEDIMED [5] $end
$var wire 1 8 LEDIMED [4] $end
$var wire 1 9 LEDIMED [3] $end
$var wire 1 : LEDIMED [2] $end
$var wire 1 ; LEDIMED [1] $end
$var wire 1 < LEDIMED [0] $end
$var wire 1 = LEDR [7] $end
$var wire 1 > LEDR [6] $end
$var wire 1 ? LEDR [5] $end
$var wire 1 @ LEDR [4] $end
$var wire 1 A LEDR [3] $end
$var wire 1 B LEDR [2] $end
$var wire 1 C LEDR [1] $end
$var wire 1 D LEDR [0] $end
$var wire 1 E PC_OUT [8] $end
$var wire 1 F PC_OUT [7] $end
$var wire 1 G PC_OUT [6] $end
$var wire 1 H PC_OUT [5] $end
$var wire 1 I PC_OUT [4] $end
$var wire 1 J PC_OUT [3] $end
$var wire 1 K PC_OUT [2] $end
$var wire 1 L PC_OUT [1] $end
$var wire 1 M PC_OUT [0] $end
$var wire 1 N SW [9] $end
$var wire 1 O SW [8] $end
$var wire 1 P SW [7] $end
$var wire 1 Q SW [6] $end
$var wire 1 R SW [5] $end
$var wire 1 S SW [4] $end
$var wire 1 T SW [3] $end
$var wire 1 U SW [2] $end
$var wire 1 V SW [1] $end
$var wire 1 W SW [0] $end

$scope module i1 $end
$var wire 1 X gnd $end
$var wire 1 Y vcc $end
$var wire 1 Z unknown $end
$var wire 1 [ devoe $end
$var wire 1 \ devclrn $end
$var wire 1 ] devpor $end
$var wire 1 ^ ww_devoe $end
$var wire 1 _ ww_devclrn $end
$var wire 1 ` ww_devpor $end
$var wire 1 a ww_CLOCK_50 $end
$var wire 1 b ww_KEY [3] $end
$var wire 1 c ww_KEY [2] $end
$var wire 1 d ww_KEY [1] $end
$var wire 1 e ww_KEY [0] $end
$var wire 1 f ww_SW [9] $end
$var wire 1 g ww_SW [8] $end
$var wire 1 h ww_SW [7] $end
$var wire 1 i ww_SW [6] $end
$var wire 1 j ww_SW [5] $end
$var wire 1 k ww_SW [4] $end
$var wire 1 l ww_SW [3] $end
$var wire 1 m ww_SW [2] $end
$var wire 1 n ww_SW [1] $end
$var wire 1 o ww_SW [0] $end
$var wire 1 p ww_LEDR [7] $end
$var wire 1 q ww_LEDR [6] $end
$var wire 1 r ww_LEDR [5] $end
$var wire 1 s ww_LEDR [4] $end
$var wire 1 t ww_LEDR [3] $end
$var wire 1 u ww_LEDR [2] $end
$var wire 1 v ww_LEDR [1] $end
$var wire 1 w ww_LEDR [0] $end
$var wire 1 x ww_LEDG [7] $end
$var wire 1 y ww_LEDG [6] $end
$var wire 1 z ww_LEDG [5] $end
$var wire 1 { ww_LEDG [4] $end
$var wire 1 | ww_LEDG [3] $end
$var wire 1 } ww_LEDG [2] $end
$var wire 1 ~ ww_LEDG [1] $end
$var wire 1 !! ww_LEDG [0] $end
$var wire 1 "! ww_LEDB [5] $end
$var wire 1 #! ww_LEDB [4] $end
$var wire 1 $! ww_LEDB [3] $end
$var wire 1 %! ww_LEDB [2] $end
$var wire 1 &! ww_LEDB [1] $end
$var wire 1 '! ww_LEDB [0] $end
$var wire 1 (! ww_LEDIMED [8] $end
$var wire 1 )! ww_LEDIMED [7] $end
$var wire 1 *! ww_LEDIMED [6] $end
$var wire 1 +! ww_LEDIMED [5] $end
$var wire 1 ,! ww_LEDIMED [4] $end
$var wire 1 -! ww_LEDIMED [3] $end
$var wire 1 .! ww_LEDIMED [2] $end
$var wire 1 /! ww_LEDIMED [1] $end
$var wire 1 0! ww_LEDIMED [0] $end
$var wire 1 1! ww_PC_OUT [8] $end
$var wire 1 2! ww_PC_OUT [7] $end
$var wire 1 3! ww_PC_OUT [6] $end
$var wire 1 4! ww_PC_OUT [5] $end
$var wire 1 5! ww_PC_OUT [4] $end
$var wire 1 6! ww_PC_OUT [3] $end
$var wire 1 7! ww_PC_OUT [2] $end
$var wire 1 8! ww_PC_OUT [1] $end
$var wire 1 9! ww_PC_OUT [0] $end
$var wire 1 :! \CLOCK_50~input_o\ $end
$var wire 1 ;! \KEY[1]~input_o\ $end
$var wire 1 <! \KEY[2]~input_o\ $end
$var wire 1 =! \KEY[3]~input_o\ $end
$var wire 1 >! \SW[0]~input_o\ $end
$var wire 1 ?! \SW[1]~input_o\ $end
$var wire 1 @! \SW[2]~input_o\ $end
$var wire 1 A! \SW[3]~input_o\ $end
$var wire 1 B! \SW[4]~input_o\ $end
$var wire 1 C! \SW[5]~input_o\ $end
$var wire 1 D! \SW[6]~input_o\ $end
$var wire 1 E! \SW[7]~input_o\ $end
$var wire 1 F! \SW[8]~input_o\ $end
$var wire 1 G! \SW[9]~input_o\ $end
$var wire 1 H! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 I! \KEY[0]~input_o\ $end
$var wire 1 J! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 K! \PC|DOUT[0]~0_combout\ $end
$var wire 1 L! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 M! \incrementaPC|Add0~6\ $end
$var wire 1 N! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 O! \incrementaPC|Add0~10\ $end
$var wire 1 P! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 Q! \incrementaPC|Add0~2\ $end
$var wire 1 R! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 S! \incrementaPC|Add0~30\ $end
$var wire 1 T! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 U! \incrementaPC|Add0~26\ $end
$var wire 1 V! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 W! \incrementaPC|Add0~22\ $end
$var wire 1 X! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 Y! \incrementaPC|Add0~18\ $end
$var wire 1 Z! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 [! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 \! \ROM1|memROM~1_combout\ $end
$var wire 1 ]! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ^! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 _! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 `! \ROM1|memROM~2_combout\ $end
$var wire 1 a! \ROM1|memROM~3_combout\ $end
$var wire 1 b! \ROM1|memROM~0_combout\ $end
$var wire 1 c! \DECODER1|Equal5~1_combout\ $end
$var wire 1 d! \RAM1|dado_out~8_combout\ $end
$var wire 1 e! \RAM1|dado_out[0]~9_combout\ $end
$var wire 1 f! \DECODER1|saida[5]~4_combout\ $end
$var wire 1 g! \DECODER1|saida[2]~1_combout\ $end
$var wire 1 h! \ULA1|Add0~34_cout\ $end
$var wire 1 i! \ULA1|Add0~1_sumout\ $end
$var wire 1 j! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 k! \DECODER1|saida[3]~2_combout\ $end
$var wire 1 l! \DECODER1|saida[4]~3_combout\ $end
$var wire 1 m! \ROM1|memROM~5_combout\ $end
$var wire 1 n! \ROM1|memROM~4_combout\ $end
$var wire 1 o! \ROM1|memROM~6_combout\ $end
$var wire 1 p! \ROM1|memROM~7_combout\ $end
$var wire 1 q! \DECODER1|Equal5~0_combout\ $end
$var wire 1 r! \RAM1|ram~155_combout\ $end
$var wire 1 s! \RAM1|ram~97_q\ $end
$var wire 1 t! \RAM1|ram~154_combout\ $end
$var wire 1 u! \RAM1|ram~49_q\ $end
$var wire 1 v! \RAM1|ram~153_combout\ $end
$var wire 1 w! \RAM1|ram~17_q\ $end
$var wire 1 x! \RAM1|ram~145_combout\ $end
$var wire 1 y! \RAM1|dado_out[1]~10_combout\ $end
$var wire 1 z! \ULA1|Add0~2\ $end
$var wire 1 {! \ULA1|Add0~5_sumout\ $end
$var wire 1 |! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 }! \RAM1|ram~50_q\ $end
$var wire 1 ~! \RAM1|ram~18_q\ $end
$var wire 1 !" \RAM1|ram~98_q\ $end
$var wire 1 "" \RAM1|ram~146_combout\ $end
$var wire 1 #" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 $" \RAM1|dado_out[2]~11_combout\ $end
$var wire 1 %" \ULA1|Add0~6\ $end
$var wire 1 &" \ULA1|Add0~9_sumout\ $end
$var wire 1 '" \REG1|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 (" \RAM1|ram~51_q\ $end
$var wire 1 )" \RAM1|ram~19_q\ $end
$var wire 1 *" \RAM1|ram~99_q\ $end
$var wire 1 +" \RAM1|ram~147_combout\ $end
$var wire 1 ," \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 -" \ULA1|Add0~10\ $end
$var wire 1 ." \ULA1|Add0~13_sumout\ $end
$var wire 1 /" \REG1|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 0" \RAM1|ram~52_q\ $end
$var wire 1 1" \RAM1|ram~20_q\ $end
$var wire 1 2" \RAM1|ram~100_q\ $end
$var wire 1 3" \RAM1|ram~148_combout\ $end
$var wire 1 4" \RAM1|dado_out[4]~12_combout\ $end
$var wire 1 5" \ULA1|Add0~14\ $end
$var wire 1 6" \ULA1|Add0~17_sumout\ $end
$var wire 1 7" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 8" \RAM1|ram~21_q\ $end
$var wire 1 9" \RAM1|ram~101_q\ $end
$var wire 1 :" \RAM1|ram~53_q\ $end
$var wire 1 ;" \RAM1|ram~149_combout\ $end
$var wire 1 <" \RAM1|dado_out[5]~13_combout\ $end
$var wire 1 =" \ULA1|Add0~18\ $end
$var wire 1 >" \ULA1|Add0~21_sumout\ $end
$var wire 1 ?" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 @" \RAM1|ram~102_q\ $end
$var wire 1 A" \RAM1|ram~22_q\ $end
$var wire 1 B" \RAM1|ram~54_q\ $end
$var wire 1 C" \RAM1|ram~150_combout\ $end
$var wire 1 D" \RAM1|dado_out[6]~14_combout\ $end
$var wire 1 E" \ULA1|Add0~22\ $end
$var wire 1 F" \ULA1|Add0~25_sumout\ $end
$var wire 1 G" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 H" \RAM1|ram~55_q\ $end
$var wire 1 I" \RAM1|ram~23_q\ $end
$var wire 1 J" \RAM1|ram~103_q\ $end
$var wire 1 K" \RAM1|ram~151_combout\ $end
$var wire 1 L" \RAM1|dado_out[7]~15_combout\ $end
$var wire 1 M" \ULA1|Add0~26\ $end
$var wire 1 N" \ULA1|Add0~29_sumout\ $end
$var wire 1 O" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 P" \RAM1|ram~104_q\ $end
$var wire 1 Q" \RAM1|ram~56feeder_combout\ $end
$var wire 1 R" \RAM1|ram~56_q\ $end
$var wire 1 S" \RAM1|ram~24_q\ $end
$var wire 1 T" \RAM1|ram~152_combout\ $end
$var wire 1 U" \DECODER1|saida~0_combout\ $end
$var wire 1 V" \ROM1|memROM~8_combout\ $end
$var wire 1 W" \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 X" \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 Y" \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 Z" \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 [" \PC|DOUT\ [8] $end
$var wire 1 \" \PC|DOUT\ [7] $end
$var wire 1 ]" \PC|DOUT\ [6] $end
$var wire 1 ^" \PC|DOUT\ [5] $end
$var wire 1 _" \PC|DOUT\ [4] $end
$var wire 1 `" \PC|DOUT\ [3] $end
$var wire 1 a" \PC|DOUT\ [2] $end
$var wire 1 b" \PC|DOUT\ [1] $end
$var wire 1 c" \PC|DOUT\ [0] $end
$var wire 1 d" \REG1|DOUT\ [7] $end
$var wire 1 e" \REG1|DOUT\ [6] $end
$var wire 1 f" \REG1|DOUT\ [5] $end
$var wire 1 g" \REG1|DOUT\ [4] $end
$var wire 1 h" \REG1|DOUT\ [3] $end
$var wire 1 i" \REG1|DOUT\ [2] $end
$var wire 1 j" \REG1|DOUT\ [1] $end
$var wire 1 k" \REG1|DOUT\ [0] $end
$var wire 1 l" \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 m" \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 n" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 o" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 p" \DECODER1|ALT_INV_saida[5]~4_combout\ $end
$var wire 1 q" \RAM1|ALT_INV_dado_out[7]~15_combout\ $end
$var wire 1 r" \RAM1|ALT_INV_dado_out[6]~14_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_dado_out[5]~13_combout\ $end
$var wire 1 t" \RAM1|ALT_INV_dado_out[4]~12_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_dado_out[2]~11_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_dado_out[1]~10_combout\ $end
$var wire 1 w" \RAM1|ALT_INV_dado_out[0]~9_combout\ $end
$var wire 1 x" \DECODER1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 !# \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 +# \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 .# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 <# \RAM1|ALT_INV_dado_out~8_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ># \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ?# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 @# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 A# \DECODER1|ALT_INV_saida[2]~1_combout\ $end
$var wire 1 B# \DECODER1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 D# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 J# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 K# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 L# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 M# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 N# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 O# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 P# \REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 Q# \REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 R# \REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 S# \REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 T# \REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 U# \REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 V# \REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 W# \REG1|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0X
1Y
xZ
1[
1\
1]
1^
1_
1`
0a
0:!
0;!
0<!
0=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
xG!
xH!
1I!
1J!
1K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
1e!
0f!
0g!
0h!
1i!
1j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
1{!
1|!
0}!
0~!
0!"
0""
1#"
1$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
1."
0/"
00"
01"
02"
03"
14"
05"
16"
17"
08"
09"
0:"
0;"
1<"
0="
1>"
1?"
0@"
0A"
0B"
0C"
1D"
0E"
1F"
1G"
0H"
0I"
0J"
0K"
1L"
0M"
1N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1l"
1m"
1n"
1o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
0+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
0@#
1A#
1B#
1C#
1D#
0E#
1O#
0"
0#
0$
1%
0b
0c
0d
1e
xf
xg
xh
xi
xj
xk
xl
xm
xn
xo
0p
0q
0r
0s
0t
0u
0v
0w
zx
zy
zz
z{
z|
z}
z~
z!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
0&
0'
0(
0)
0*
0+
z,
z-
z.
z/
z0
z1
z2
z3
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
xN
xO
xP
xQ
xR
xS
xT
xU
xV
xW
$end
#10000
0%
0e
0I!
0J!
#20000
1%
1e
1I!
1J!
1c"
0N#
0K!
1L!
1b!
1f!
1m!
0?#
0p"
0O#
19!
0c!
1g!
1k!
1l!
0i!
0j!
0{!
0|!
0#"
0&"
0,"
06"
07"
0>"
0?"
0F"
0G"
0N"
0O"
1o!
1M
0>#
1+#
0A#
1x"
1"!
1h!
1i!
1&"
16"
1>"
1F"
1N"
1|!
1,"
1&
0+#
1/!
1-!
1#!
1$!
1%!
0i!
1z!
0."
1;
19
1)
1(
1'
1{!
#30000
0%
0e
0I!
0J!
#40000
1%
1e
1I!
1J!
0c"
1b"
1]!
1j"
1h"
1/"
0T#
0V#
0n"
0M#
1N#
1K!
0f!
0m!
0o!
1p!
1`!
0{!
1%"
1."
0D#
0=#
1>#
1?#
1p"
1t
1v
18!
09!
0&"
1-"
1i!
0z!
1j!
06"
17"
0>"
1?"
0F"
1G"
0N"
1O"
0p!
1#"
1&"
0-"
0l!
1q!
1V"
1C
1A
0M
1L
0."
15"
0B#
1=#
1.!
0/!
0-!
0"!
1."
05"
1{!
0%"
1v!
16"
0;
1:
09
0&
0&"
06"
1(!
1'!
0#!
0.!
0:
14
1+
0'
#50000
0%
0e
0I!
0J!
#60000
1%
1e
1I!
1J!
1c"
1~!
11"
0/#
07#
0N#
0K!
0L!
1M!
0`!
1f!
1m!
1""
13"
0,#
04#
0?#
0p"
1D#
19!
1N!
1l!
0q!
0V"
0i!
1z!
0j!
0{!
1%"
0#"
1&"
16"
07"
1>"
0?"
1F"
0G"
1N"
0O"
1p!
0""
03"
0|!
0,"
1M
1+#
1,#
14#
0=#
1B#
1"!
0&"
1-"
1{!
0v!
1#"
1&"
0-"
0."
15"
1&
1."
1.!
0(!
0'!
1#!
06"
1="
0."
1:
04
0+
1'
0>"
1E"
0F"
1M"
0N"
#70000
0%
0e
0I!
0J!
#80000
1%
1e
1I!
1J!
0c"
0b"
1a"
0]!
1_!
0j"
1i"
1'"
0h"
0/"
1T#
0U#
1V#
0m"
1n"
0L#
1M#
1N#
1K!
0M!
1o!
0p!
0N!
1O!
0f!
0m!
1`!
1a!
0b!
0{!
0&"
1-"
1."
05"
1O#
0C#
0D#
1?#
1p"
1=#
0>#
0t
1u
0v
17!
08!
09!
16"
0="
0."
15"
1P!
1N!
0O!
1i!
0z!
1j!
1{!
0%"
1|!
1,"
06"
17"
1>"
0E"
1?"
1F"
0M"
1G"
1N"
1O"
0o!
1""
13"
1V"
1d!
0k!
1U"
0C
1B
0A
0M
0L
1K
0P!
16"
0>"
0<#
0,#
04#
1>#
0+#
0"!
0.!
1/!
1-!
0N"
0F"
1&"
0-"
0{!
1."
05"
0e!
0j!
0#"
0$"
04"
07"
0<"
0?"
0D"
0G"
0L"
0O"
0&
1;
0:
19
0."
1q"
1r"
1s"
1t"
1u"
1w"
1&!
0$!
0!!
0}
0{
0z
0y
0x
1(!
1|
1~
0/!
0-!
06"
0i!
1z!
0&"
1-"
16"
1>"
1F"
1N"
1*
0(
03
12
01
10
0/
0.
0-
0,
0;
09
14
1."
1{!
#90000
0%
0e
0I!
0J!
#100000
1%
1e
1I!
1J!
1c"
1j"
0i"
0'"
1h"
1/"
1g"
1f"
1e"
1d"
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
0N#
0K!
1L!
0`!
0a!
0{!
1%"
1&"
0-"
0."
15"
06"
1="
0>"
1E"
0F"
1M"
0N"
1Q"
1C#
1D#
1p
1q
1r
1s
1t
0u
1v
19!
1N"
1F"
1>"
16"
1."
05"
0&"
1-"
0d!
0V"
1c!
0g!
0l!
0U"
1C
0B
1A
1@
1?
1>
1=
1M
0."
15"
06"
1A#
0x"
1<#
1e!
1j!
1#"
1$"
14"
17"
1<"
1?"
1D"
1G"
1L"
1O"
0h!
1i!
0z!
1{!
1&"
0-"
1."
0>"
0F"
0N"
0q"
0r"
0s"
0t"
0u"
0w"
0&!
0#!
0%!
0(!
z!!
z~
z}
z|
z{
zz
zy
zx
0."
0{!
0i!
1i!
0&"
1-"
16"
1>"
1F"
1N"
0*
0)
0'
04
z3
z2
z1
z0
z/
z.
z-
z,
1."
#110000
0%
0e
0I!
0J!
#120000
1%
1e
1I!
1J!
0c"
1b"
1]!
0n"
0M#
1N#
1K!
18!
09!
0M
1L
#130000
0%
0e
0I!
0J!
#140000
1%
1e
1I!
1J!
1c"
0N#
0K!
0L!
1M!
19!
0N!
1O!
1M
1P!
#150000
