

================================================================
== Vitis HLS Report for 'relu_fwd'
================================================================
* Date:           Thu Apr 28 13:47:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_fwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_18_1  |        4|        ?|         5|          1|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_28_2  |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 9 10 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 14 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 9 
14 --> 15 
15 --> 18 16 
16 --> 17 
17 --> 15 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 200, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_3, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 34 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 35 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 36 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ybuf = alloca i64 1" [relu_fwd/main.cpp:15]   --->   Operation 37 'alloca' 'ybuf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp_sgt  i32 %dim_read, i32 0" [relu_fwd/main.cpp:18]   --->   Operation 38 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %._crit_edge, void %.lr.ph6" [relu_fwd/main.cpp:18]   --->   Operation 39 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [relu_fwd/main.cpp:18]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [relu_fwd/main.cpp:18]   --->   Operation 41 'sext' 'sext_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [relu_fwd/main.cpp:18]   --->   Operation 42 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dim_read" [relu_fwd/main.cpp:18]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln18 = br void" [relu_fwd/main.cpp:18]   --->   Operation 51 'br' 'br_ln18' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.lr.ph6, i7 %add_ln18, void %.split3" [relu_fwd/main.cpp:18]   --->   Operation 52 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln18 = add i7 %i, i7 1" [relu_fwd/main.cpp:18]   --->   Operation 53 'add' 'add_ln18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [relu_fwd/main.cpp:18]   --->   Operation 54 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 55 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln18_1 = icmp_eq  i31 %i_cast, i31 %trunc_ln18" [relu_fwd/main.cpp:18]   --->   Operation 56 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 57 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %.split3, void %.lr.ph" [relu_fwd/main.cpp:18]   --->   Operation 58 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [relu_fwd/main.cpp:19]   --->   Operation 59 'read' 'gmem_addr_read' <Predicate = (!icmp_ln18_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32 23, i32 30" [relu_fwd/main.cpp:20]   --->   Operation 60 'partselect' 'tmp' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %gmem_addr_read" [relu_fwd/main.cpp:20]   --->   Operation 61 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%xbuf = bitcast i32 %gmem_addr_read" [relu_fwd/main.cpp:19]   --->   Operation 62 'bitcast' 'xbuf' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [relu_fwd/main.cpp:20]   --->   Operation 63 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (2.44ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [relu_fwd/main.cpp:20]   --->   Operation 64 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln18_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 65 'fcmp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xbuf_1)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [relu_fwd/main.cpp:20]   --->   Operation 66 'or' 'or_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 67 'fcmp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xbuf_1)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_1" [relu_fwd/main.cpp:20]   --->   Operation 68 'and' 'and_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%xbuf_1 = select i1 %and_ln20, i32 %xbuf, i32 0" [relu_fwd/main.cpp:20]   --->   Operation 69 'select' 'xbuf_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i" [relu_fwd/main.cpp:18]   --->   Operation 70 'zext' 'i_cast1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_fwd/main.cpp:18]   --->   Operation 71 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%ybuf_addr = getelementptr i32 %ybuf, i64 0, i64 %i_cast1" [relu_fwd/main.cpp:18]   --->   Operation 72 'getelementptr' 'ybuf_addr' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %xbuf_1, i7 %ybuf_addr" [relu_fwd/main.cpp:21]   --->   Operation 73 'store' 'store_ln21' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 7.30>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63" [relu_fwd/main.cpp:28]   --->   Operation 75 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i62 %trunc_ln1" [relu_fwd/main.cpp:28]   --->   Operation 76 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln28" [relu_fwd/main.cpp:28]   --->   Operation 77 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dim_read" [relu_fwd/main.cpp:28]   --->   Operation 78 'writereq' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [relu_fwd/main.cpp:28]   --->   Operation 79 'br' 'br_ln28' <Predicate = true> <Delay = 1.58>

State 15 <SV = 10> <Delay = 3.25>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln28, void %.split, i7 0, void %.lr.ph" [relu_fwd/main.cpp:28]   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %i_1, i7 1" [relu_fwd/main.cpp:28]   --->   Operation 81 'add' 'add_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%i_1_cast5 = zext i7 %i_1" [relu_fwd/main.cpp:28]   --->   Operation 82 'zext' 'i_1_cast5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln28 = icmp_eq  i31 %i_1_cast5, i31 %trunc_ln18" [relu_fwd/main.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 85 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split, void %._crit_edge.loopexit" [relu_fwd/main.cpp:28]   --->   Operation 86 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [relu_fwd/main.cpp:28]   --->   Operation 87 'zext' 'i_1_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%ybuf_addr_1 = getelementptr i32 %ybuf, i64 0, i64 %i_1_cast" [relu_fwd/main.cpp:29]   --->   Operation 88 'getelementptr' 'ybuf_addr_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 89 [2/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 89 'load' 'ybuf_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 16 <SV = 11> <Delay = 3.25>
ST_16 : Operation 90 [1/2] (3.25ns)   --->   "%ybuf_load = load i7 %ybuf_addr_1" [relu_fwd/main.cpp:29]   --->   Operation 90 'load' 'ybuf_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 17 <SV = 12> <Delay = 7.30>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [relu_fwd/main.cpp:28]   --->   Operation 91 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %ybuf_load" [relu_fwd/main.cpp:29]   --->   Operation 92 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %bitcast_ln29, i4 15" [relu_fwd/main.cpp:29]   --->   Operation 93 'write' 'write_ln29' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 7.30>
ST_18 : Operation 95 [5/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 95 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 12> <Delay = 7.30>
ST_19 : Operation 96 [4/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 96 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 13> <Delay = 7.30>
ST_20 : Operation 97 [3/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 97 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 14> <Delay = 7.30>
ST_21 : Operation 98 [2/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 98 'writeresp' 'empty_23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 15> <Delay = 7.30>
ST_22 : Operation 99 [1/5] (7.30ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [relu_fwd/main.cpp:31]   --->   Operation 99 'writeresp' 'empty_23' <Predicate = (icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln31 = br void %._crit_edge" [relu_fwd/main.cpp:31]   --->   Operation 100 'br' 'br_ln31' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_22 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [relu_fwd/main.cpp:31]   --->   Operation 101 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dim' [16]  (1 ns)
	'icmp' operation ('icmp_ln18', relu_fwd/main.cpp:18) [20]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (relu_fwd/main.cpp:18) [27]  (7.3 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i', relu_fwd/main.cpp:18) with incoming values : ('add_ln18', relu_fwd/main.cpp:18) [30]  (0 ns)
	'icmp' operation ('icmp_ln18_1', relu_fwd/main.cpp:18) [34]  (2.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (relu_fwd/main.cpp:19) [40]  (7.3 ns)

 <State 11>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', relu_fwd/main.cpp:20) [47]  (5.43 ns)

 <State 12>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', relu_fwd/main.cpp:20) [47]  (5.43 ns)
	'and' operation ('and_ln20', relu_fwd/main.cpp:20) [48]  (0 ns)
	'select' operation ('xbuf', relu_fwd/main.cpp:20) [50]  (0.978 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ybuf_addr', relu_fwd/main.cpp:18) [49]  (0 ns)
	'store' operation ('store_ln21', relu_fwd/main.cpp:21) of variable 'xbuf', relu_fwd/main.cpp:20 on array 'ybuf', relu_fwd/main.cpp:15 [51]  (3.25 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', relu_fwd/main.cpp:28) [56]  (0 ns)
	bus request on port 'gmem' (relu_fwd/main.cpp:28) [57]  (7.3 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', relu_fwd/main.cpp:28) with incoming values : ('add_ln28', relu_fwd/main.cpp:28) [60]  (0 ns)
	'getelementptr' operation ('ybuf_addr_1', relu_fwd/main.cpp:29) [70]  (0 ns)
	'load' operation ('ybuf_load', relu_fwd/main.cpp:29) on array 'ybuf', relu_fwd/main.cpp:15 [71]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('ybuf_load', relu_fwd/main.cpp:29) on array 'ybuf', relu_fwd/main.cpp:15 [71]  (3.25 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (relu_fwd/main.cpp:29) [73]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_fwd/main.cpp:31) [76]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_fwd/main.cpp:31) [76]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_fwd/main.cpp:31) [76]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_fwd/main.cpp:31) [76]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (relu_fwd/main.cpp:31) [76]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
