#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 11 11:41:32 2023
# Process ID: 10544
# Current directory: C:/Users/Julia/Desktop/hdmi_vga_zybo1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16592 C:\Users\Julia\Desktop\hdmi_vga_zybo1\hdmi_vga_zybo.xpr
# Log file: C:/Users/Julia/Desktop/hdmi_vga_zybo1/vivado.log
# Journal file: C:/Users/Julia/Desktop/hdmi_vga_zybo1\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 10 us
run 10 us
run 10 us
close_sim
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0/thresh_0.xci]
generate_target Simulation [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
launch_simulation
source tb_hdmi.tcl
add_force {/tb_hdmi/sw} -radix hex {1 0ns}
run 10 us
run 10 us
add_force {/tb_hdmi/sw} -radix hex {2 0ns}
run 10 us
run 10 us
run 10 us
open_project C:/Users/Julia/Desktop/SR/Projekty/threshold/threshold.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Julia/Desktop/SR/threshold_ip/component.xml
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Julia/Desktop/SR/threshold_ip
current_project hdmi_vga_zybo
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_ip_catalog -rebuild
reset_run synth_1
reset_run hdmi_vga_vp_0_0_synth_1
report_ip_status -name ip_status 
upgrade_ip -srcset thresh_0 -vlnv xilinx.com:user:thresh:1.0 [get_ips  thresh_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips thresh_0] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -srcset centroid_0 -vlnv xilinx.com:user:centroid:1.0 [get_ips  centroid_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips centroid_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
reset_run hdmi_vga_vp_0_0_synth_1
reset_run thresh_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference hdmi_vga_vp_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
current_project threshold
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Julia/Desktop/SR/threshold_ip
current_project hdmi_vga_zybo
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -srcset thresh_0 -vlnv xilinx.com:user:thresh:1.0 [get_ips  thresh_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips thresh_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:module_ref:vp:1.0 [get_ips  hdmi_vga_vp_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_vga_vp_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
export_ip_user_files -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd]
launch_runs hdmi_vga_vp_0_0_synth_1 -jobs 8
wait_on_run hdmi_vga_vp_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference hdmi_vga_vp_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project threshold
update_ip_catalog -rebuild -repo_path c:/Users/Julia/Desktop/SR/threshold_ip
current_project hdmi_vga_zybo
reset_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0/thresh_0.xci] -no_script -reset -force -quiet
remove_files  -fileset thresh_0 C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0/thresh_0.xci
update_ip_catalog -rebuild
update_module_reference hdmi_vga_vp_0_0
create_ip -name thresh -vendor xilinx.com -library user -version 1.0 -module_name thresh_0
generate_target {instantiation_template} [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_1/thresh_0.xci]
generate_target all [get_files  c:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_1/thresh_0.xci]
catch { config_ip_cache -export [get_ips -all thresh_0] }
export_ip_user_files -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_1/thresh_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_1/thresh_0.xci]
launch_runs thresh_0_synth_1 -jobs 8
wait_on_run thresh_0_synth_1
export_simulation -of_objects [get_files c:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.srcs/sources_1/ip/thresh_0_1/thresh_0.xci] -directory C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/Users/Julia/Desktop/hdmi_vga_zybo1/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project threshold
ipx::package_project -root_dir C:/Users/Julia/Desktop/SR/threshold_ip -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/Julia/Desktop/SR/threshold_ip/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Julia/Desktop/SR/threshold_ip c:/Users/Julia/Desktop/SR/threshold_ip/component.xml
current_project threshold
current_project hdmi_vga_zybo
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Julia/Desktop/SR/threshold_ip
current_project hdmi_vga_zybo
update_module_reference hdmi_vga_vp_0_0
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -srcset thresh_0 -vlnv xilinx.com:user:thresh:1.0 [get_ips  thresh_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips thresh_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
report_ip_status -name ip_status 
