# compile vhdl design source files
vhdl xil_defaultlib  "../../../aula_03.srcs/sources_1/new/ex2.vhd"

# Do not sort compile order
nosort
