Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 26 12:06:35 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_control_sets -verbose -file caravel_control_sets_placed.rpt
| Design       : caravel
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   222 |
|    Minimum number of control sets                        |   222 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   349 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   222 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    56 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    77 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    76 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             205 |           93 |
| No           | No                    | Yes                    |             536 |          212 |
| No           | Yes                   | No                     |             464 |          180 |
| Yes          | No                    | No                     |            1409 |          542 |
| Yes          | No                    | Yes                    |             730 |          348 |
| Yes          | Yes                   | No                     |            1003 |          312 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                              Enable Signal                                              |                                  Set/Reset Signal                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~mprj_io_IBUF_BUFG[4]  |                                                                                                         | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                2 |              2 |         1.00 |
| ~clock_IBUF_BUFG       |                                                                                                         | chip_core/housekeeping/hkspi/reset_reg_reg                                         |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_ibus_ibus_ack                                           | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |                2 |              3 |         1.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                          | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_master_cs_storage_reg[0]           |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_phy_rx_tick                                                                     | chip_core/soc/core/p_27_in                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/hkspi/FSM_sequential_wbbd_state_reg[3][0]                                        | chip_core/clock_ctrl/Q[0]                                                          |                1 |              4 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_1[0]                                                        | chip_core/por_fpga/por                                                             |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/dbg_uart_rx_tick                                                                     | chip_core/soc/core/p_42_in                                                         |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uart_tx_fifo_level0_reg[3]                                      | chip_core/soc/core/int_rst                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_rx_fifo_rdport_re                                                               | chip_core/soc/core/int_rst                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_rx_fifo_wrport_we__0                                                            | chip_core/soc/core/int_rst                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/xfer_count[3]_i_1_n_0                                                            | chip_core/por_fpga/por                                                             |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                             | chip_core/soc/core/int_rst                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/E[0]                                                                                 | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/litespi_state_reg[3]_0[0]                                       | chip_core/soc/core/int_rst                                                         |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_phy_tx_tick_reg_0[0]                                                            | chip_core/soc/core/p_23_in                                                         |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_rx_fifo_level0[4]_i_1_n_0                                                       | chip_core/soc/core/int_rst                                                         |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[1]                                                        | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[1]                                               | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[1]                                                        | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[1]                                               | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_2[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[1]                                                                       | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                               | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[1]                                               | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[1]                                               | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[1]                                               | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1390                                 |                                                                                    |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[1]                                               | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[1]                                              | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uart_tx_fifo_readable_reg[0]                                    | chip_core/soc/core/int_rst                                                         |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[1]                                              | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_20[1]                                                        | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[1]                                                         | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                         | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[1]                                                         | chip_core/por_fpga/por                                                             |                5 |              5 |         1.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[1]                                                         | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[1]                                                         | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[1]                                                         | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[1]                                                        | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[1]                                                        | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_22[1]                                                        | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[1]                                                         | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_18[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_17[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_16[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_21[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[1]                                               | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[1]                                               | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[1]                                                         | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[1]                                                         | chip_core/por_fpga/por                                                             |                4 |              5 |         1.25 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[1]                                                         | chip_core/por_fpga/por                                                             |                3 |              5 |         1.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_15[1]                                                        | chip_core/por_fpga/por                                                             |                1 |              5 |         5.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_14[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              5 |         2.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wrstb_reg_0                                                                | chip_core/por_fpga/por                                                             |                2 |              6 |         3.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_3[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              6 |         1.50 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[4]                                                        | chip_core/por_fpga/por                                                             |                4 |              6 |         1.50 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/por_fpga/por                                                             |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_phy_tx_data1_in0                                                                |                                                                                    |                1 |              7 |         7.00 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/predata[6]_i_1_n_0                                                         | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                1 |              7 |         7.00 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wbbd_addr[6]_i_1_n_0                                                             | chip_core/clock_ctrl/Q[0]                                                          |                5 |              7 |         1.40 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_8[0]                                               | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[2]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_17[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_20[0]                                                        | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_16[0]                                                        | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_6[0]                                                         | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_14[0]                                                        | chip_core/por_fpga/por                                                             |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface3_bank_bus_dat_r[31]_i_1_1[0]                          | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_9[0]                                               | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_rx_fifo_rdport_re                                                               |                                                                                    |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[0]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[3]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[1]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                         | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_8[0]                                                         | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_tx_fifo_syncfifo_re                                                             |                                                                                    |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_4[0]                                               | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[2]                                                        | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg_0[0]                                                        | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_write_reg[1]                                                          | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[13]_4                 |                2 |              8 |         4.00 |
| ~mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/ldata                                                                      | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_11[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_10[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[10]_4[0] |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_1[0]                                                         | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/clock_ctrl/Q[0]                                                          |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_15[0]                                                        | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_7[0]                                                         | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  mprj_io_IBUF_BUFG[4]  | chip_core/housekeeping/hkspi/addr[7]_i_1_n_0                                                            | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_5[0]                                                         | chip_core/por_fpga/por                                                             |                7 |              8 |         1.14 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_4[0]                                                         | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_18[0]                                                        | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_3[0]                                                         | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_26[0]                                                        | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_25[0]                                                        | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_24[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_23[0]                                                        | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                        |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_22[0]                                                        | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_21[0]                                                        | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_9[0]                                                         | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_2[0]                                                         | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/csrbank9_mosi0_re                                               | chip_core/soc/core/VexRiscv/dataCache_1/state_reg_0                                |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/dbg_uart_length_uartwishbonebridge_next_value_ce3                                    |                                                                                    |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/dbg_uart_rx_data                                                                     |                                                                                    |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/dbg_uart_cmd_uartwishbonebridge_next_value_ce2                                       | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_19                                                           | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/E[0]                                                                       | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                               | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                               | chip_core/por_fpga/por                                                             |                5 |              8 |         1.60 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_6[0]                                               | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_1[0]                                               | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_10[0]                                              | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_5                                                  | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wb_dat_o[23]_i_1_n_0                                                             |                                                                                    |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wb_dat_o[7]_i_1_n_0                                                              |                                                                                    |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wb_dat_o[31]_i_1_n_0                                                             |                                                                                    |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wb_dat_o[15]_i_1_n_0                                                             |                                                                                    |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/wbbd_data[7]_i_1_n_0                                                             | chip_core/clock_ctrl/Q[0]                                                          |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                           | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351      |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_3[0]                                               | chip_core/por_fpga/por                                                             |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_2[0]                                               | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_11[0]                                              | chip_core/por_fpga/por                                                             |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uartwishbonebridge_state_reg[2]_7[0]                            | chip_core/soc/core/int_rst                                                         |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[10]_5[0]                      | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/FSM_onehot_state_reg[3]_7[0]                                               | chip_core/por_fpga/por                                                             |                2 |              8 |         4.00 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_13[0]                                                        | chip_core/por_fpga/por                                                             |                6 |              8 |         1.33 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_busy_reg_12[0]                                                        | chip_core/por_fpga/por                                                             |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG       | chip_core/soc/core/spi_master_clk_rise                                                                  | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_cnt[7]_i_1_n_0                                          |                                                                                    |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/spi_master_miso_latch                                                                | chip_core/soc/core/int_rst                                                         |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/spi_master_mosi_latch                                                                | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_phy_rx_data                                                                     |                                                                                    |                3 |              8 |         2.67 |
|  housekeeping/csclk    | chip_core/housekeeping/hkspi/wbbd_addr_reg[3]                                                           | chip_core/por_fpga/por                                                             |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/dbg_uart_tx_data0                                                                    | chip_core/soc/core/int_rst                                                         |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                    | chip_core/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                            |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/xfer_state__0[1]                                                                 | chip_core/por_fpga/por                                                             |                4 |             11 |         2.75 |
|  housekeeping/csclk    |                                                                                                         | chip_core/por_fpga/por                                                             |                7 |             14 |         2.00 |
|  mprj_io_IBUF_BUFG[4]  |                                                                                                         | chip_core/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                           |                7 |             15 |         2.14 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/spi_master_clk_divider1[0]_i_1_n_0                              |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/uart_rx_fifo_wrport_we__0                                                            |                                                                                    |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface9_bank_bus_dat_r[16]_i_1_0[0]                          | chip_core/soc/core/int_rst                                                         |                7 |             16 |         2.29 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uart_tx_fifo_level0_reg[3]                                      |                                                                                    |                2 |             16 |         8.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface9_bank_bus_dat_r[16]_i_1_2[0]                          | chip_core/soc/core/int_rst                                                         |                4 |             16 |         4.00 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                   |                8 |             17 |         2.12 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[13]_3                 |                7 |             17 |         2.43 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface9_bank_bus_dat_r[16]_i_1_1[0]                          | chip_core/soc/core/int_rst                                                         |                8 |             17 |         2.12 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/count_reg_9_sn_1                                                | chip_core/soc/core/VexRiscv/dataCache_1/FSM_onehot_grant_reg[1]_2                  |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/sel                                                                                  | chip_core/soc/core/dbg_uart_count[0]_i_1_n_0                                       |                5 |             20 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/p_168_in                                                                    |                                                                                    |               11 |             20 |         1.82 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_shared_vpn_0[9]_i_1_n_0                                           |                                                                                    |                7 |             21 |         3.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface3_bank_bus_dat_r[31]_i_1_0[0]                          | chip_core/soc/core/int_rst                                                         |                7 |             24 |         3.43 |
|  clock_IBUF_BUFG       | chip_core/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                | chip_core/por_fpga/por                                                             |                9 |             26 |         2.89 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/p_23_in                                                         |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/p_27_in                                                         |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                       |                                                                                    |               10 |             27 |         2.70 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uartwishbonebridge_state_reg[0][0]                              | chip_core/soc/core/int_rst                                                         |               12 |             30 |         2.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                 | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |                9 |             30 |         3.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                 |                                                                                    |               10 |             30 |         3.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg_0[0]                               |                                                                                    |                7 |             30 |         4.29 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/execute_CsrPlugin_csr_384_reg[0]                                |                                                                                    |               11 |             31 |         2.82 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/dbg_uart_rx_phase[30]_i_1_n_0                                   |                9 |             31 |         3.44 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_load_storage[31]_i_2_3[0]          |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_load_storage[31]_i_2_0[0]                               | chip_core/soc/core/int_rst                                                         |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[3]_0[0]                                    | chip_core/soc/core/int_rst                                                         |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[3]_0[1]                                    | chip_core/soc/core/int_rst                                                         |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[3]_0[2]                                    | chip_core/soc/core/int_rst                                                         |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/E[0]                                                            |                                                                                    |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface6_bank_bus_dat_r[31]_i_1_0[0]                          | chip_core/soc/core/int_rst                                                         |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface6_bank_bus_dat_r[31]_i_1_0[1]                          | chip_core/soc/core/int_rst                                                         |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface6_bank_bus_dat_r[31]_i_1_0[2]                          | chip_core/soc/core/int_rst                                                         |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_master_rx_fifo_source_valid_reg[0]                      | chip_core/soc/core/VexRiscv/dataCache_1/int_rst_reg_0[0]                           |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[3]_0[3]                                    | chip_core/soc/core/int_rst                                                         |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_litespimmap_storage[7]_i_2_0[0]                         | chip_core/soc/core/int_rst                                                         |                7 |             32 |         4.57 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/memory_DivPlugin_rs1[0]                                         | chip_core/soc/core/VexRiscv/dataCache_1/execute_to_memory_IS_DIV_reg               |                5 |             32 |         6.40 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/la_ien_storage[127]_i_4_0[3]                                    | chip_core/soc/core/int_rst                                                         |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/la_ien_storage[127]_i_4_0[2]                                    | chip_core/soc/core/int_rst                                                         |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/la_ien_storage[127]_i_4_0[1]                                    | chip_core/soc/core/int_rst                                                         |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/la_ien_storage[127]_i_4_0[0]                                    | chip_core/soc/core/int_rst                                                         |               11 |             32 |         2.91 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface6_bank_bus_dat_r[31]_i_1_0[3]                          | chip_core/soc/core/int_rst                                                         |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/interface0_bank_bus_dat_r[31]_i_1_0[0]                          | chip_core/soc/core/int_rst                                                         |                6 |             32 |         5.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_update_value_re                                                              | chip_core/soc/core/int_rst                                                         |                6 |             32 |         5.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                         |                                                                                    |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                      |                                                                                    |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_bus_errors                                                                   | chip_core/soc/core/int_rst                                                         |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                     |                                                                                    |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[9]_0     |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[10]_1    |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/dbg_uart_address_reg[11]_1                 |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/uartwishbonebridge_state_reg[2]_1[0]                            | chip_core/soc/core/int_rst                                                         |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/execute_arbitration_isValid_reg[0]                              |                                                                                    |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                      |                                                                                    |               10 |             32 |         3.20 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/CsrPlugin_hadException                                                      |                                                                                    |                6 |             32 |         5.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[31]_i_1_n_0                 |                                                                                    |               12 |             32 |         2.67 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                                    |               13 |             32 |         2.46 |
| ~mprj_io_loader_clock  |                                                                                                         | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               27 |             36 |         1.33 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/when_DataCache_l829                                             |                                                                                    |               18 |             38 |         2.11 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/mgmtsoc_vexriscv_transfer_complete_reg                          | chip_core/soc/core/int_rst                                                         |                7 |             38 |         5.43 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/p_190_in                                             |                                                                                    |               11 |             42 |         3.82 |
|  clock_IBUF_BUFG       | chip_core/soc/core/mgmtsoc_master_tx_fifo_source_payload_width[3]_i_1_n_0                               | chip_core/soc/core/int_rst                                                         |               15 |             43 |         2.87 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_0_virtualAddress_0                                  |                                                                                    |               18 |             45 |         2.50 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_1_virtualAddress_0                                  |                                                                                    |               17 |             45 |         2.65 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_2_superPage_i_1_n_0                                 |                                                                                    |               19 |             45 |         2.37 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_3_superPage_i_1_n_0                                 |                                                                                    |               19 |             45 |         2.37 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_4_virtualAddress_0                                  |                                                                                    |               16 |             45 |         2.81 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/MmuPlugin_ports_1_cache_5_virtualAddress_0                                  |                                                                                    |               14 |             45 |         3.21 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/VexRiscv/dataCache_1/AR[0]                                      |               37 |             64 |         1.73 |
|  mprj_io_loader_clock  |                                                                                                         |                                                                                    |               13 |             76 |         5.85 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/when_CsrPlugin_l1259_3                                          |                                                                                    |               64 |            140 |         2.19 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/when_CsrPlugin_l1259_1                                          |                                                                                    |               70 |            158 |         2.26 |
|  clock_IBUF_BUFG       |                                                                                                         |                                                                                    |               80 |            168 |         2.10 |
|  clock_IBUF_BUFG       |                                                                                                         | chip_core/soc/core/int_rst                                                         |               72 |            177 |         2.46 |
|  mprj_io_loader_strobe |                                                                                                         | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               55 |            190 |         3.45 |
|  mprj_io_loader_clock  |                                                                                                         | chip_core/housekeeping/serial_resetn_pre_reg_0                                     |               67 |            198 |         2.96 |
|  clock_IBUF_BUFG       | chip_core/soc/core/VexRiscv/dataCache_1/execute_to_memory_IS_DIV_reg                                    |                                                                                    |               87 |            222 |         2.55 |
+------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+----------------+--------------+


