;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* PGA_1 */
PGA_1_SC__BST EQU CYREG_SC0_BST
PGA_1_SC__CLK EQU CYREG_SC0_CLK
PGA_1_SC__CMPINV EQU CYREG_SC_CMPINV
PGA_1_SC__CMPINV_MASK EQU 0x01
PGA_1_SC__CPTR EQU CYREG_SC_CPTR
PGA_1_SC__CPTR_MASK EQU 0x01
PGA_1_SC__CR0 EQU CYREG_SC0_CR0
PGA_1_SC__CR1 EQU CYREG_SC0_CR1
PGA_1_SC__CR2 EQU CYREG_SC0_CR2
PGA_1_SC__MSK EQU CYREG_SC_MSK
PGA_1_SC__MSK_MASK EQU 0x01
PGA_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
PGA_1_SC__PM_ACT_MSK EQU 0x01
PGA_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
PGA_1_SC__PM_STBY_MSK EQU 0x01
PGA_1_SC__SR EQU CYREG_SC_SR
PGA_1_SC__SR_MASK EQU 0x01
PGA_1_SC__SW0 EQU CYREG_SC0_SW0
PGA_1_SC__SW10 EQU CYREG_SC0_SW10
PGA_1_SC__SW2 EQU CYREG_SC0_SW2
PGA_1_SC__SW3 EQU CYREG_SC0_SW3
PGA_1_SC__SW4 EQU CYREG_SC0_SW4
PGA_1_SC__SW6 EQU CYREG_SC0_SW6
PGA_1_SC__SW7 EQU CYREG_SC0_SW7
PGA_1_SC__SW8 EQU CYREG_SC0_SW8
PGA_1_SC__WRK1 EQU CYREG_SC_WRK1
PGA_1_SC__WRK1_MASK EQU 0x01

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT2_PC0
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 0
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x01
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 0
Pin_1__SLW EQU CYREG_PRT2_SLW

/* Pin_2 */
Pin_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_2__0__MASK EQU 0x02
Pin_2__0__PC EQU CYREG_PRT2_PC1
Pin_2__0__PORT EQU 2
Pin_2__0__SHIFT EQU 1
Pin_2__AG EQU CYREG_PRT2_AG
Pin_2__AMUX EQU CYREG_PRT2_AMUX
Pin_2__BIE EQU CYREG_PRT2_BIE
Pin_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_2__BYP EQU CYREG_PRT2_BYP
Pin_2__CTL EQU CYREG_PRT2_CTL
Pin_2__DM0 EQU CYREG_PRT2_DM0
Pin_2__DM1 EQU CYREG_PRT2_DM1
Pin_2__DM2 EQU CYREG_PRT2_DM2
Pin_2__DR EQU CYREG_PRT2_DR
Pin_2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_2__MASK EQU 0x02
Pin_2__PORT EQU 2
Pin_2__PRT EQU CYREG_PRT2_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_2__PS EQU CYREG_PRT2_PS
Pin_2__SHIFT EQU 1
Pin_2__SLW EQU CYREG_PRT2_SLW

/* Pin_3 */
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_3__0__MASK EQU 0x04
Pin_3__0__PC EQU CYREG_PRT2_PC2
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 2
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x04
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 2
Pin_3__SLW EQU CYREG_PRT2_SLW

/* Pin_4 */
Pin_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_4__0__MASK EQU 0x08
Pin_4__0__PC EQU CYREG_PRT2_PC3
Pin_4__0__PORT EQU 2
Pin_4__0__SHIFT EQU 3
Pin_4__AG EQU CYREG_PRT2_AG
Pin_4__AMUX EQU CYREG_PRT2_AMUX
Pin_4__BIE EQU CYREG_PRT2_BIE
Pin_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_4__BYP EQU CYREG_PRT2_BYP
Pin_4__CTL EQU CYREG_PRT2_CTL
Pin_4__DM0 EQU CYREG_PRT2_DM0
Pin_4__DM1 EQU CYREG_PRT2_DM1
Pin_4__DM2 EQU CYREG_PRT2_DM2
Pin_4__DR EQU CYREG_PRT2_DR
Pin_4__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_4__MASK EQU 0x08
Pin_4__PORT EQU 2
Pin_4__PRT EQU CYREG_PRT2_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_4__PS EQU CYREG_PRT2_PS
Pin_4__SHIFT EQU 3
Pin_4__SLW EQU CYREG_PRT2_SLW

/* Pin_5 */
Pin_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_5__0__MASK EQU 0x10
Pin_5__0__PC EQU CYREG_PRT2_PC4
Pin_5__0__PORT EQU 2
Pin_5__0__SHIFT EQU 4
Pin_5__AG EQU CYREG_PRT2_AG
Pin_5__AMUX EQU CYREG_PRT2_AMUX
Pin_5__BIE EQU CYREG_PRT2_BIE
Pin_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_5__BYP EQU CYREG_PRT2_BYP
Pin_5__CTL EQU CYREG_PRT2_CTL
Pin_5__DM0 EQU CYREG_PRT2_DM0
Pin_5__DM1 EQU CYREG_PRT2_DM1
Pin_5__DM2 EQU CYREG_PRT2_DM2
Pin_5__DR EQU CYREG_PRT2_DR
Pin_5__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_5__MASK EQU 0x10
Pin_5__PORT EQU 2
Pin_5__PRT EQU CYREG_PRT2_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_5__PS EQU CYREG_PRT2_PS
Pin_5__SHIFT EQU 4
Pin_5__SLW EQU CYREG_PRT2_SLW

/* Pin_6 */
Pin_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_6__0__MASK EQU 0x20
Pin_6__0__PC EQU CYREG_PRT2_PC5
Pin_6__0__PORT EQU 2
Pin_6__0__SHIFT EQU 5
Pin_6__AG EQU CYREG_PRT2_AG
Pin_6__AMUX EQU CYREG_PRT2_AMUX
Pin_6__BIE EQU CYREG_PRT2_BIE
Pin_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_6__BYP EQU CYREG_PRT2_BYP
Pin_6__CTL EQU CYREG_PRT2_CTL
Pin_6__DM0 EQU CYREG_PRT2_DM0
Pin_6__DM1 EQU CYREG_PRT2_DM1
Pin_6__DM2 EQU CYREG_PRT2_DM2
Pin_6__DR EQU CYREG_PRT2_DR
Pin_6__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_6__MASK EQU 0x20
Pin_6__PORT EQU 2
Pin_6__PRT EQU CYREG_PRT2_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_6__PS EQU CYREG_PRT2_PS
Pin_6__SHIFT EQU 5
Pin_6__SLW EQU CYREG_PRT2_SLW

/* Pin_7 */
Pin_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT2_PC6
Pin_7__0__PORT EQU 2
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT2_AG
Pin_7__AMUX EQU CYREG_PRT2_AMUX
Pin_7__BIE EQU CYREG_PRT2_BIE
Pin_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_7__BYP EQU CYREG_PRT2_BYP
Pin_7__CTL EQU CYREG_PRT2_CTL
Pin_7__DM0 EQU CYREG_PRT2_DM0
Pin_7__DM1 EQU CYREG_PRT2_DM1
Pin_7__DM2 EQU CYREG_PRT2_DM2
Pin_7__DR EQU CYREG_PRT2_DR
Pin_7__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 2
Pin_7__PRT EQU CYREG_PRT2_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_7__PS EQU CYREG_PRT2_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT2_SLW

/* Pin_8 */
Pin_8__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_8__0__MASK EQU 0x80
Pin_8__0__PC EQU CYREG_PRT2_PC7
Pin_8__0__PORT EQU 2
Pin_8__0__SHIFT EQU 7
Pin_8__AG EQU CYREG_PRT2_AG
Pin_8__AMUX EQU CYREG_PRT2_AMUX
Pin_8__BIE EQU CYREG_PRT2_BIE
Pin_8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_8__BYP EQU CYREG_PRT2_BYP
Pin_8__CTL EQU CYREG_PRT2_CTL
Pin_8__DM0 EQU CYREG_PRT2_DM0
Pin_8__DM1 EQU CYREG_PRT2_DM1
Pin_8__DM2 EQU CYREG_PRT2_DM2
Pin_8__DR EQU CYREG_PRT2_DR
Pin_8__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_8__MASK EQU 0x80
Pin_8__PORT EQU 2
Pin_8__PRT EQU CYREG_PRT2_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_8__PS EQU CYREG_PRT2_PS
Pin_8__SHIFT EQU 7
Pin_8__SLW EQU CYREG_PRT2_SLW

/* Pin_9 */
Pin_9__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_9__0__MASK EQU 0x01
Pin_9__0__PC EQU CYREG_PRT0_PC0
Pin_9__0__PORT EQU 0
Pin_9__0__SHIFT EQU 0
Pin_9__AG EQU CYREG_PRT0_AG
Pin_9__AMUX EQU CYREG_PRT0_AMUX
Pin_9__BIE EQU CYREG_PRT0_BIE
Pin_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_9__BYP EQU CYREG_PRT0_BYP
Pin_9__CTL EQU CYREG_PRT0_CTL
Pin_9__DM0 EQU CYREG_PRT0_DM0
Pin_9__DM1 EQU CYREG_PRT0_DM1
Pin_9__DM2 EQU CYREG_PRT0_DM2
Pin_9__DR EQU CYREG_PRT0_DR
Pin_9__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_9__MASK EQU 0x01
Pin_9__PORT EQU 0
Pin_9__PRT EQU CYREG_PRT0_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_9__PS EQU CYREG_PRT0_PS
Pin_9__SHIFT EQU 0
Pin_9__SLW EQU CYREG_PRT0_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_NUM EQU 0
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_2 */
isr_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_2__INTC_MASK EQU 0x01
isr_2__INTC_NUMBER EQU 0
isr_2__INTC_PRIOR_NUM EQU 1
isr_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_3 */
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x02
isr_3__INTC_NUMBER EQU 1
isr_3__INTC_PRIOR_NUM EQU 2
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_4 */
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x04
isr_4__INTC_NUMBER EQU 2
isr_4__INTC_PRIOR_NUM EQU 7
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_5 */
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x08
isr_5__INTC_NUMBER EQU 3
isr_5__INTC_PRIOR_NUM EQU 7
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Comp_1 */
Comp_1_ctComp__CLK EQU CYREG_CMP2_CLK
Comp_1_ctComp__CMP_MASK EQU 0x04
Comp_1_ctComp__CMP_NUMBER EQU 2
Comp_1_ctComp__CR EQU CYREG_CMP2_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT2_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x04
Comp_1_ctComp__LUT__MSK_SHIFT EQU 2
Comp_1_ctComp__LUT__MX EQU CYREG_LUT2_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x04
Comp_1_ctComp__LUT__SR_SHIFT EQU 2
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x04
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x04
Comp_1_ctComp__SW0 EQU CYREG_CMP2_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP2_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP2_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP2_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP2_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP2_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP2_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x04
Comp_1_ctComp__WRK_SHIFT EQU 2

/* Pin_10 */
Pin_10__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_10__0__MASK EQU 0x02
Pin_10__0__PC EQU CYREG_PRT0_PC1
Pin_10__0__PORT EQU 0
Pin_10__0__SHIFT EQU 1
Pin_10__AG EQU CYREG_PRT0_AG
Pin_10__AMUX EQU CYREG_PRT0_AMUX
Pin_10__BIE EQU CYREG_PRT0_BIE
Pin_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_10__BYP EQU CYREG_PRT0_BYP
Pin_10__CTL EQU CYREG_PRT0_CTL
Pin_10__DM0 EQU CYREG_PRT0_DM0
Pin_10__DM1 EQU CYREG_PRT0_DM1
Pin_10__DM2 EQU CYREG_PRT0_DM2
Pin_10__DR EQU CYREG_PRT0_DR
Pin_10__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_10__MASK EQU 0x02
Pin_10__PORT EQU 0
Pin_10__PRT EQU CYREG_PRT0_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_10__PS EQU CYREG_PRT0_PS
Pin_10__SHIFT EQU 1
Pin_10__SLW EQU CYREG_PRT0_SLW

/* Pin_11 */
Pin_11__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_11__0__MASK EQU 0x04
Pin_11__0__PC EQU CYREG_PRT0_PC2
Pin_11__0__PORT EQU 0
Pin_11__0__SHIFT EQU 2
Pin_11__AG EQU CYREG_PRT0_AG
Pin_11__AMUX EQU CYREG_PRT0_AMUX
Pin_11__BIE EQU CYREG_PRT0_BIE
Pin_11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_11__BYP EQU CYREG_PRT0_BYP
Pin_11__CTL EQU CYREG_PRT0_CTL
Pin_11__DM0 EQU CYREG_PRT0_DM0
Pin_11__DM1 EQU CYREG_PRT0_DM1
Pin_11__DM2 EQU CYREG_PRT0_DM2
Pin_11__DR EQU CYREG_PRT0_DR
Pin_11__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_11__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_11__MASK EQU 0x04
Pin_11__PORT EQU 0
Pin_11__PRT EQU CYREG_PRT0_PRT
Pin_11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_11__PS EQU CYREG_PRT0_PS
Pin_11__SHIFT EQU 2
Pin_11__SLW EQU CYREG_PRT0_SLW

/* Pin_12 */
Pin_12__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_12__0__MASK EQU 0x08
Pin_12__0__PC EQU CYREG_PRT0_PC3
Pin_12__0__PORT EQU 0
Pin_12__0__SHIFT EQU 3
Pin_12__AG EQU CYREG_PRT0_AG
Pin_12__AMUX EQU CYREG_PRT0_AMUX
Pin_12__BIE EQU CYREG_PRT0_BIE
Pin_12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_12__BYP EQU CYREG_PRT0_BYP
Pin_12__CTL EQU CYREG_PRT0_CTL
Pin_12__DM0 EQU CYREG_PRT0_DM0
Pin_12__DM1 EQU CYREG_PRT0_DM1
Pin_12__DM2 EQU CYREG_PRT0_DM2
Pin_12__DR EQU CYREG_PRT0_DR
Pin_12__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_12__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_12__MASK EQU 0x08
Pin_12__PORT EQU 0
Pin_12__PRT EQU CYREG_PRT0_PRT
Pin_12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_12__PS EQU CYREG_PRT0_PS
Pin_12__SHIFT EQU 3
Pin_12__SLW EQU CYREG_PRT0_SLW

/* Pin_13 */
Pin_13__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_13__0__MASK EQU 0x20
Pin_13__0__PC EQU CYREG_PRT0_PC5
Pin_13__0__PORT EQU 0
Pin_13__0__SHIFT EQU 5
Pin_13__AG EQU CYREG_PRT0_AG
Pin_13__AMUX EQU CYREG_PRT0_AMUX
Pin_13__BIE EQU CYREG_PRT0_BIE
Pin_13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_13__BYP EQU CYREG_PRT0_BYP
Pin_13__CTL EQU CYREG_PRT0_CTL
Pin_13__DM0 EQU CYREG_PRT0_DM0
Pin_13__DM1 EQU CYREG_PRT0_DM1
Pin_13__DM2 EQU CYREG_PRT0_DM2
Pin_13__DR EQU CYREG_PRT0_DR
Pin_13__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_13__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_13__MASK EQU 0x20
Pin_13__PORT EQU 0
Pin_13__PRT EQU CYREG_PRT0_PRT
Pin_13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_13__PS EQU CYREG_PRT0_PS
Pin_13__SHIFT EQU 5
Pin_13__SLW EQU CYREG_PRT0_SLW

/* Pin_15 */
Pin_15__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_15__0__MASK EQU 0x40
Pin_15__0__PC EQU CYREG_PRT0_PC6
Pin_15__0__PORT EQU 0
Pin_15__0__SHIFT EQU 6
Pin_15__AG EQU CYREG_PRT0_AG
Pin_15__AMUX EQU CYREG_PRT0_AMUX
Pin_15__BIE EQU CYREG_PRT0_BIE
Pin_15__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_15__BYP EQU CYREG_PRT0_BYP
Pin_15__CTL EQU CYREG_PRT0_CTL
Pin_15__DM0 EQU CYREG_PRT0_DM0
Pin_15__DM1 EQU CYREG_PRT0_DM1
Pin_15__DM2 EQU CYREG_PRT0_DM2
Pin_15__DR EQU CYREG_PRT0_DR
Pin_15__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_15__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_15__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_15__MASK EQU 0x40
Pin_15__PORT EQU 0
Pin_15__PRT EQU CYREG_PRT0_PRT
Pin_15__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_15__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_15__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_15__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_15__PS EQU CYREG_PRT0_PS
Pin_15__SHIFT EQU 6
Pin_15__SLW EQU CYREG_PRT0_SLW

/* Pin_16 */
Pin_16__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_16__0__MASK EQU 0x80
Pin_16__0__PC EQU CYREG_PRT0_PC7
Pin_16__0__PORT EQU 0
Pin_16__0__SHIFT EQU 7
Pin_16__AG EQU CYREG_PRT0_AG
Pin_16__AMUX EQU CYREG_PRT0_AMUX
Pin_16__BIE EQU CYREG_PRT0_BIE
Pin_16__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_16__BYP EQU CYREG_PRT0_BYP
Pin_16__CTL EQU CYREG_PRT0_CTL
Pin_16__DM0 EQU CYREG_PRT0_DM0
Pin_16__DM1 EQU CYREG_PRT0_DM1
Pin_16__DM2 EQU CYREG_PRT0_DM2
Pin_16__DR EQU CYREG_PRT0_DR
Pin_16__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_16__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_16__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_16__MASK EQU 0x80
Pin_16__PORT EQU 0
Pin_16__PRT EQU CYREG_PRT0_PRT
Pin_16__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_16__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_16__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_16__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_16__PS EQU CYREG_PRT0_PS
Pin_16__SHIFT EQU 7
Pin_16__SLW EQU CYREG_PRT0_SLW

/* Pin_22 */
Pin_22__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_22__0__MASK EQU 0x08
Pin_22__0__PC EQU CYREG_PRT3_PC3
Pin_22__0__PORT EQU 3
Pin_22__0__SHIFT EQU 3
Pin_22__AG EQU CYREG_PRT3_AG
Pin_22__AMUX EQU CYREG_PRT3_AMUX
Pin_22__BIE EQU CYREG_PRT3_BIE
Pin_22__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_22__BYP EQU CYREG_PRT3_BYP
Pin_22__CTL EQU CYREG_PRT3_CTL
Pin_22__DM0 EQU CYREG_PRT3_DM0
Pin_22__DM1 EQU CYREG_PRT3_DM1
Pin_22__DM2 EQU CYREG_PRT3_DM2
Pin_22__DR EQU CYREG_PRT3_DR
Pin_22__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_22__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_22__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_22__MASK EQU 0x08
Pin_22__PORT EQU 3
Pin_22__PRT EQU CYREG_PRT3_PRT
Pin_22__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_22__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_22__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_22__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_22__PS EQU CYREG_PRT3_PS
Pin_22__SHIFT EQU 3
Pin_22__SLW EQU CYREG_PRT3_SLW

/* Pin_23 */
Pin_23__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_23__0__MASK EQU 0x10
Pin_23__0__PC EQU CYREG_PRT3_PC4
Pin_23__0__PORT EQU 3
Pin_23__0__SHIFT EQU 4
Pin_23__AG EQU CYREG_PRT3_AG
Pin_23__AMUX EQU CYREG_PRT3_AMUX
Pin_23__BIE EQU CYREG_PRT3_BIE
Pin_23__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_23__BYP EQU CYREG_PRT3_BYP
Pin_23__CTL EQU CYREG_PRT3_CTL
Pin_23__DM0 EQU CYREG_PRT3_DM0
Pin_23__DM1 EQU CYREG_PRT3_DM1
Pin_23__DM2 EQU CYREG_PRT3_DM2
Pin_23__DR EQU CYREG_PRT3_DR
Pin_23__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_23__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_23__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_23__MASK EQU 0x10
Pin_23__PORT EQU 3
Pin_23__PRT EQU CYREG_PRT3_PRT
Pin_23__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_23__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_23__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_23__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_23__PS EQU CYREG_PRT3_PS
Pin_23__SHIFT EQU 4
Pin_23__SLW EQU CYREG_PRT3_SLW

/* Pin_24 */
Pin_24__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_24__0__MASK EQU 0x20
Pin_24__0__PC EQU CYREG_PRT1_PC5
Pin_24__0__PORT EQU 1
Pin_24__0__SHIFT EQU 5
Pin_24__AG EQU CYREG_PRT1_AG
Pin_24__AMUX EQU CYREG_PRT1_AMUX
Pin_24__BIE EQU CYREG_PRT1_BIE
Pin_24__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_24__BYP EQU CYREG_PRT1_BYP
Pin_24__CTL EQU CYREG_PRT1_CTL
Pin_24__DM0 EQU CYREG_PRT1_DM0
Pin_24__DM1 EQU CYREG_PRT1_DM1
Pin_24__DM2 EQU CYREG_PRT1_DM2
Pin_24__DR EQU CYREG_PRT1_DR
Pin_24__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_24__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_24__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_24__MASK EQU 0x20
Pin_24__PORT EQU 1
Pin_24__PRT EQU CYREG_PRT1_PRT
Pin_24__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_24__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_24__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_24__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_24__PS EQU CYREG_PRT1_PS
Pin_24__SHIFT EQU 5
Pin_24__SLW EQU CYREG_PRT1_SLW

/* Pin_25 */
Pin_25__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_25__0__MASK EQU 0x10
Pin_25__0__PC EQU CYREG_PRT1_PC4
Pin_25__0__PORT EQU 1
Pin_25__0__SHIFT EQU 4
Pin_25__AG EQU CYREG_PRT1_AG
Pin_25__AMUX EQU CYREG_PRT1_AMUX
Pin_25__BIE EQU CYREG_PRT1_BIE
Pin_25__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_25__BYP EQU CYREG_PRT1_BYP
Pin_25__CTL EQU CYREG_PRT1_CTL
Pin_25__DM0 EQU CYREG_PRT1_DM0
Pin_25__DM1 EQU CYREG_PRT1_DM1
Pin_25__DM2 EQU CYREG_PRT1_DM2
Pin_25__DR EQU CYREG_PRT1_DR
Pin_25__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_25__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_25__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_25__MASK EQU 0x10
Pin_25__PORT EQU 1
Pin_25__PRT EQU CYREG_PRT1_PRT
Pin_25__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_25__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_25__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_25__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_25__PS EQU CYREG_PRT1_PS
Pin_25__SHIFT EQU 4
Pin_25__SLW EQU CYREG_PRT1_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x00
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x01
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x03
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x08
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x08

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

/* Opamp_1 */
Opamp_1_ABuf__CR EQU CYREG_OPAMP1_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP1_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x02
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x02
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP1_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP1_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP1_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP1_TR1

/* Timer_1 */
Timer_1_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_1_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_1_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_1_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_1_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_1_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_1_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_1_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_1_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_1_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_1_TimerHW__PM_ACT_MSK EQU 0x01
Timer_1_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_1_TimerHW__PM_STBY_MSK EQU 0x01
Timer_1_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_1_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_1_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC0_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

/* beeperpin */
beeperpin__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
beeperpin__0__MASK EQU 0x80
beeperpin__0__PC EQU CYREG_PRT3_PC7
beeperpin__0__PORT EQU 3
beeperpin__0__SHIFT EQU 7
beeperpin__AG EQU CYREG_PRT3_AG
beeperpin__AMUX EQU CYREG_PRT3_AMUX
beeperpin__BIE EQU CYREG_PRT3_BIE
beeperpin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
beeperpin__BYP EQU CYREG_PRT3_BYP
beeperpin__CTL EQU CYREG_PRT3_CTL
beeperpin__DM0 EQU CYREG_PRT3_DM0
beeperpin__DM1 EQU CYREG_PRT3_DM1
beeperpin__DM2 EQU CYREG_PRT3_DM2
beeperpin__DR EQU CYREG_PRT3_DR
beeperpin__INP_DIS EQU CYREG_PRT3_INP_DIS
beeperpin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
beeperpin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
beeperpin__LCD_EN EQU CYREG_PRT3_LCD_EN
beeperpin__MASK EQU 0x80
beeperpin__PORT EQU 3
beeperpin__PRT EQU CYREG_PRT3_PRT
beeperpin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
beeperpin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
beeperpin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
beeperpin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
beeperpin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
beeperpin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
beeperpin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
beeperpin__PS EQU CYREG_PRT3_PS
beeperpin__SHIFT EQU 7
beeperpin__SLW EQU CYREG_PRT3_SLW

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* Control_Reg_2 */
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* counter_reset */
counter_reset_Sync_ctrl_reg__0__MASK EQU 0x01
counter_reset_Sync_ctrl_reg__0__POS EQU 0
counter_reset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
counter_reset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
counter_reset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
counter_reset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
counter_reset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
counter_reset_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
counter_reset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
counter_reset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
counter_reset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
counter_reset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
counter_reset_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
counter_reset_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
counter_reset_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB07_CTL
counter_reset_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
counter_reset_Sync_ctrl_reg__MASK EQU 0x01
counter_reset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counter_reset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
counter_reset_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0002000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE6
Dedicated_Output__MASK EQU 0x40
Dedicated_Output__PC EQU CYREG_PRT3_PC6
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 6
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
