//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z14vectorAdditionIaEvPKT_S2_PS0_i
// _ZZ17parallelReductionIaEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIsEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIiEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIlEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIhEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionItEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIjEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionImEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIfEvPKT_PS0_iE5sdata has been demoted
// _ZZ17parallelReductionIdEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIaEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIsEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIiEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIlEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIhEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanItEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIjEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanImEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIfEvPKT_PS0_iE5sdata has been demoted
// _ZZ12parallelScanIdEvPKT_PS0_iE5sdata has been demoted

.visible .entry _Z14vectorAdditionIaEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIaEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIaEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIaEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIaEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIaEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIaEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIaEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIaEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvt.s64.s32	%rd5, %r1;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u8 	%r6, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u8 	%r7, [%rd8];
	add.s32 	%r8, %r7, %r6;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u8 	[%rd10], %r8;

BB0_2:
	ret;
}

	// .globl	_Z14vectorAdditionIsEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIsEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIsEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIsEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIsEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIsEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIsEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIsEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIsEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIsEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB1_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%r6, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u16 	%r7, [%rd8];
	add.s32 	%r8, %r7, %r6;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u16 	[%rd10], %r8;

BB1_2:
	ret;
}

	// .globl	_Z14vectorAdditionIiEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIiEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIiEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIiEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIiEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIiEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIiEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIiEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIiEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIiEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB2_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r6, [%rd8];
	ld.global.u32 	%r7, [%rd6];
	add.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r8;

BB2_2:
	ret;
}

	// .globl	_Z14vectorAdditionIlEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIlEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIlEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIlEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIlEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIlEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIlEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIlEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIlEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIlEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u64 	%rd9, [%rd8];
	ld.global.u64 	%rd10, [%rd6];
	add.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd5;
	st.global.u64 	[%rd13], %rd11;

BB3_2:
	ret;
}

	// .globl	_Z14vectorAdditionIhEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIhEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIhEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIhEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIhEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIhEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIhEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIhEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIhEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIhEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvt.s64.s32	%rd5, %r1;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u8 	%r6, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u8 	%r7, [%rd8];
	add.s32 	%r8, %r7, %r6;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u8 	[%rd10], %r8;

BB4_2:
	ret;
}

	// .globl	_Z14vectorAdditionItEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionItEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionItEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionItEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionItEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionItEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionItEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionItEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionItEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionItEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB5_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%r6, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u16 	%r7, [%rd8];
	add.s32 	%r8, %r7, %r6;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u16 	[%rd10], %r8;

BB5_2:
	ret;
}

	// .globl	_Z14vectorAdditionIjEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIjEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIjEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIjEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIjEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIjEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIjEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIjEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIjEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIjEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB6_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r6, [%rd8];
	ld.global.u32 	%r7, [%rd6];
	add.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r8;

BB6_2:
	ret;
}

	// .globl	_Z14vectorAdditionImEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionImEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionImEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionImEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionImEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionImEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionImEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionImEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionImEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionImEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB7_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u64 	%rd9, [%rd8];
	ld.global.u64 	%rd10, [%rd6];
	add.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd5;
	st.global.u64 	[%rd13], %rd11;

BB7_2:
	ret;
}

	// .globl	_Z14vectorAdditionIfEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIfEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIfEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIfEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIfEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIfEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIfEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIfEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIfEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIfEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB8_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	add.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

BB8_2:
	ret;
}

	// .globl	_Z14vectorAdditionIdEvPKT_S2_PS0_i
.visible .entry _Z14vectorAdditionIdEvPKT_S2_PS0_i(
	.param .u64 _Z14vectorAdditionIdEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z14vectorAdditionIdEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z14vectorAdditionIdEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z14vectorAdditionIdEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z14vectorAdditionIdEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z14vectorAdditionIdEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z14vectorAdditionIdEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z14vectorAdditionIdEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB9_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd1, [%rd8];
	ld.global.f64 	%fd2, [%rd6];
	add.f64 	%fd3, %fd2, %fd1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f64 	[%rd10], %fd3;

BB9_2:
	ret;
}

	// .globl	_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<97>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r38, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r36, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r37, [_Z20matrixMultiplicationIaEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r5, %r39, %r40, %r41;
	setp.ge.s32	%p1, %r4, %r38;
	setp.ge.s32	%p2, %r5, %r37;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB10_15;

	mov.u16 	%rs6, 0;
	setp.lt.s32	%p4, %r36, 1;
	@%p4 bra 	BB10_14;

	mul.lo.s32 	%r6, %r4, %r36;
	and.b32  	%r48, %r36, 3;
	mov.u32 	%r88, 0;
	setp.eq.s32	%p5, %r48, 0;
	@%p5 bra 	BB10_3;

	setp.eq.s32	%p6, %r48, 1;
	@%p6 bra 	BB10_5;
	bra.uni 	BB10_6;

BB10_5:
	mov.u32 	%r87, %r88;
	bra.uni 	BB10_9;

BB10_3:
	mov.u32 	%r96, %r88;
	bra.uni 	BB10_10;

BB10_6:
	setp.eq.s32	%p7, %r48, 2;
	mov.u32 	%r85, %r88;
	@%p7 bra 	BB10_8;

	cvt.s64.s32	%rd9, %r6;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	cvt.s64.s32	%rd12, %r5;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u8 	%rs4, [%rd10];
	ld.global.u8 	%rs5, [%rd13];
	mul.wide.u16 	%r50, %rs5, %rs4;
	and.b32  	%r85, %r50, 255;
	mov.u32 	%r88, 1;

BB10_8:
	add.s32 	%r51, %r88, %r6;
	cvt.s64.s32	%rd14, %r51;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u8 	%r52, [%rd15];
	neg.s32 	%r53, %r88;
	and.b32  	%r54, %r53, %r37;
	add.s32 	%r55, %r54, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	cvt.s64.s32	%rd17, %r55;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u8 	%r56, [%rd18];
	mad.lo.s32 	%r57, %r56, %r52, %r85;
	add.s32 	%r88, %r88, 1;
	and.b32  	%r87, %r57, 255;

BB10_9:
	add.s32 	%r58, %r88, %r6;
	cvt.s64.s32	%rd19, %r58;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.s8 	%r59, [%rd20];
	mad.lo.s32 	%r60, %r88, %r37, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	cvt.s64.s32	%rd22, %r60;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.s8 	%r61, [%rd23];
	mad.lo.s32 	%r96, %r61, %r59, %r87;
	add.s32 	%r88, %r88, 1;

BB10_10:
	setp.lt.u32	%p8, %r36, 4;
	@%p8 bra 	BB10_13;

	add.s32 	%r66, %r88, 3;
	mad.lo.s32 	%r93, %r37, %r66, %r5;
	shl.b32 	%r19, %r37, 2;
	mad.lo.s32 	%r68, %r36, %r4, %r88;
	cvt.s64.s32	%rd24, %r68;
	add.s64 	%rd36, %rd1, %rd24;
	add.s32 	%r69, %r88, 2;
	mad.lo.s32 	%r92, %r37, %r69, %r5;
	mad.lo.s32 	%r91, %r88, %r37, %r5;
	add.s32 	%r70, %r88, 1;
	mad.lo.s32 	%r90, %r37, %r70, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB10_12:
	ld.global.u8 	%r71, [%rd36];
	cvt.s64.s32	%rd25, %r91;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u8 	%r72, [%rd26];
	mad.lo.s32 	%r73, %r72, %r71, %r96;
	ld.global.u8 	%r74, [%rd36+1];
	cvt.s64.s32	%rd27, %r90;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.u8 	%r75, [%rd28];
	mad.lo.s32 	%r76, %r75, %r74, %r73;
	ld.global.u8 	%r77, [%rd36+2];
	cvt.s64.s32	%rd29, %r92;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.u8 	%r78, [%rd30];
	mad.lo.s32 	%r79, %r78, %r77, %r76;
	ld.global.s8 	%r80, [%rd36+3];
	cvt.s64.s32	%rd31, %r93;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.s8 	%r81, [%rd32];
	and.b32  	%r82, %r79, 255;
	mad.lo.s32 	%r96, %r81, %r80, %r82;
	add.s32 	%r93, %r93, %r19;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r92, %r92, %r19;
	add.s32 	%r91, %r91, %r19;
	add.s32 	%r90, %r90, %r19;
	add.s32 	%r88, %r88, 4;
	setp.lt.s32	%p9, %r88, %r36;
	@%p9 bra 	BB10_12;

BB10_13:
	cvt.u16.u32	%rs6, %r96;

BB10_14:
	mad.lo.s32 	%r83, %r4, %r37, %r5;
	cvta.to.global.u64 	%rd33, %rd7;
	cvt.s64.s32	%rd34, %r83;
	add.s64 	%rd35, %rd33, %rd34;
	st.global.u8 	[%rd35], %rs6;

BB10_15:
	ret;
}

	// .globl	_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r30, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r28, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r29, [_Z20matrixMultiplicationIsEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r31, %r1, %r2;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r32, %r33, %r4;
	setp.ge.s32	%p1, %r3, %r30;
	setp.ge.s32	%p2, %r5, %r29;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB11_15;

	mov.u16 	%rs6, 0;
	setp.lt.s32	%p4, %r28, 1;
	@%p4 bra 	BB11_14;

	mul.lo.s32 	%r6, %r3, %r28;
	and.b32  	%r40, %r28, 3;
	mov.u32 	%r77, 0;
	setp.eq.s32	%p5, %r40, 0;
	@%p5 bra 	BB11_3;

	setp.eq.s32	%p6, %r40, 1;
	@%p6 bra 	BB11_5;
	bra.uni 	BB11_6;

BB11_5:
	mov.u32 	%r76, %r77;
	bra.uni 	BB11_9;

BB11_3:
	mov.u32 	%r82, %r77;
	bra.uni 	BB11_10;

BB11_6:
	setp.eq.s32	%p7, %r40, 2;
	mov.u32 	%r74, %r77;
	@%p7 bra 	BB11_8;

	mul.wide.s32 	%rd9, %r6, 2;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u16 	%rs4, [%rd10];
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 2;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u16 	%rs5, [%rd13];
	mul.wide.u16 	%r42, %rs5, %rs4;
	and.b32  	%r74, %r42, 65535;
	mov.u32 	%r77, 1;

BB11_8:
	add.s32 	%r43, %r77, %r6;
	mul.wide.s32 	%rd14, %r43, 2;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u16 	%r44, [%rd15];
	neg.s32 	%r45, %r77;
	and.b32  	%r46, %r45, %r29;
	add.s32 	%r47, %r46, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r47, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u16 	%r48, [%rd18];
	mad.lo.s32 	%r49, %r48, %r44, %r74;
	add.s32 	%r77, %r77, 1;
	and.b32  	%r76, %r49, 65535;

BB11_9:
	add.s32 	%r50, %r77, %r6;
	mul.wide.s32 	%rd19, %r50, 2;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.s16 	%r51, [%rd20];
	mad.lo.s32 	%r52, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r52, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.s16 	%r53, [%rd23];
	mad.lo.s32 	%r82, %r53, %r51, %r76;
	add.s32 	%r77, %r77, 1;

BB11_10:
	setp.lt.u32	%p8, %r28, 4;
	@%p8 bra 	BB11_13;

	shl.b32 	%r18, %r29, 2;
	mad.lo.s32 	%r58, %r28, %r3, %r77;
	mul.wide.s32 	%rd24, %r58, 2;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r79, %r77, %r29, %r5;
	shl.b32 	%r20, %r29, 1;
	cvta.to.global.u64 	%rd3, %rd6;

BB11_12:
	ld.global.u16 	%r60, [%rd34];
	mul.wide.s32 	%rd25, %r79, 2;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u16 	%r61, [%rd26];
	mad.lo.s32 	%r62, %r61, %r60, %r82;
	ld.global.u16 	%r63, [%rd34+2];
	cvt.s64.s32	%rd27, %r20;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.u16 	%r64, [%rd28];
	mad.lo.s32 	%r65, %r64, %r63, %r62;
	ld.global.u16 	%r66, [%rd34+4];
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.u16 	%r67, [%rd29];
	mad.lo.s32 	%r68, %r67, %r66, %r65;
	ld.global.s16 	%r69, [%rd34+6];
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.s16 	%r70, [%rd30];
	and.b32  	%r71, %r68, 65535;
	mad.lo.s32 	%r82, %r70, %r69, %r71;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r79, %r79, %r18;
	add.s32 	%r77, %r77, 4;
	setp.lt.s32	%p9, %r77, %r28;
	@%p9 bra 	BB11_12;

BB11_13:
	cvt.u16.u32	%rs6, %r82;

BB11_14:
	mad.lo.s32 	%r72, %r3, %r29, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r72, 2;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.u16 	[%rd33], %rs6;

BB11_15:
	ret;
}

	// .globl	_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r30, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r28, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r29, [_Z20matrixMultiplicationIiEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r31, %r1, %r2;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r32, %r33, %r4;
	setp.ge.s32	%p1, %r3, %r30;
	setp.ge.s32	%p2, %r5, %r29;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB12_14;

	mov.u32 	%r82, 0;
	setp.lt.s32	%p4, %r28, 1;
	@%p4 bra 	BB12_13;

	mul.lo.s32 	%r6, %r3, %r28;
	and.b32  	%r41, %r28, 3;
	mov.u32 	%r77, 0;
	setp.eq.s32	%p5, %r41, 0;
	@%p5 bra 	BB12_3;

	setp.eq.s32	%p6, %r41, 1;
	@%p6 bra 	BB12_5;
	bra.uni 	BB12_6;

BB12_5:
	mov.u32 	%r76, %r77;
	bra.uni 	BB12_9;

BB12_3:
	mov.u32 	%r82, %r77;
	bra.uni 	BB12_10;

BB12_6:
	setp.eq.s32	%p7, %r41, 2;
	mov.u32 	%r74, %r77;
	@%p7 bra 	BB12_8;

	mul.wide.s32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r43, [%rd13];
	ld.global.u32 	%r44, [%rd10];
	mul.lo.s32 	%r74, %r43, %r44;
	mov.u32 	%r77, 1;

BB12_8:
	add.s32 	%r45, %r77, %r6;
	mul.wide.s32 	%rd14, %r45, 4;
	add.s64 	%rd15, %rd1, %rd14;
	neg.s32 	%r46, %r77;
	and.b32  	%r47, %r46, %r29;
	add.s32 	%r48, %r47, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r48, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r49, [%rd18];
	ld.global.u32 	%r50, [%rd15];
	mad.lo.s32 	%r76, %r49, %r50, %r74;
	add.s32 	%r77, %r77, 1;

BB12_9:
	add.s32 	%r51, %r77, %r6;
	mul.wide.s32 	%rd19, %r51, 4;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r52, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r52, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r53, [%rd23];
	ld.global.u32 	%r54, [%rd20];
	mad.lo.s32 	%r82, %r53, %r54, %r76;
	add.s32 	%r77, %r77, 1;

BB12_10:
	setp.lt.u32	%p8, %r28, 4;
	@%p8 bra 	BB12_13;

	shl.b32 	%r18, %r29, 2;
	mad.lo.s32 	%r59, %r28, %r3, %r77;
	mul.wide.s32 	%rd24, %r59, 4;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r79, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB12_12:
	mul.wide.s32 	%rd25, %r79, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u32 	%r61, [%rd26];
	ld.global.u32 	%r62, [%rd34];
	mad.lo.s32 	%r63, %r61, %r62, %r82;
	cvt.s64.s32	%rd27, %r18;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.u32 	%r64, [%rd28];
	ld.global.u32 	%r65, [%rd34+4];
	mad.lo.s32 	%r66, %r64, %r65, %r63;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.u32 	%r67, [%rd29];
	ld.global.u32 	%r68, [%rd34+8];
	mad.lo.s32 	%r69, %r67, %r68, %r66;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.u32 	%r70, [%rd30];
	ld.global.u32 	%r71, [%rd34+12];
	mad.lo.s32 	%r82, %r70, %r71, %r69;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r79, %r79, %r18;
	add.s32 	%r77, %r77, 4;
	setp.lt.s32	%p9, %r77, %r28;
	@%p9 bra 	BB12_12;

BB12_13:
	mad.lo.s32 	%r72, %r3, %r29, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r72, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.u32 	[%rd33], %r82;

BB12_14:
	ret;
}

	// .globl	_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<76>;


	ld.param.u64 	%rd17, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd15, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd16, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r21, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r19, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r20, [_Z20matrixMultiplicationIlEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r23, %r24, %r4;
	setp.ge.s32	%p1, %r3, %r21;
	setp.ge.s32	%p2, %r5, %r20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB13_12;

	mov.u64 	%rd75, 0;
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB13_11;

	mul.lo.s32 	%r6, %r3, %r19;
	and.b32  	%r28, %r19, 3;
	mov.u64 	%rd75, 0;
	mov.u32 	%r45, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB13_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB13_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB13_6;

	mul.wide.s32 	%rd22, %r6, 8;
	add.s64 	%rd23, %rd1, %rd22;
	cvta.to.global.u64 	%rd24, %rd15;
	mul.wide.s32 	%rd25, %r5, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd27, [%rd26];
	ld.global.u64 	%rd28, [%rd23];
	mul.lo.s64 	%rd75, %rd27, %rd28;
	mov.u32 	%r45, 1;

BB13_6:
	add.s32 	%r30, %r45, %r6;
	mul.wide.s32 	%rd29, %r30, 8;
	add.s64 	%rd30, %rd1, %rd29;
	neg.s32 	%r31, %r45;
	and.b32  	%r32, %r31, %r20;
	add.s32 	%r33, %r32, %r5;
	cvta.to.global.u64 	%rd31, %rd15;
	mul.wide.s32 	%rd32, %r33, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.u64 	%rd34, [%rd33];
	ld.global.u64 	%rd35, [%rd30];
	mul.lo.s64 	%rd36, %rd34, %rd35;
	add.s64 	%rd75, %rd36, %rd75;
	add.s32 	%r45, %r45, 1;

BB13_7:
	add.s32 	%r34, %r45, %r6;
	mul.wide.s32 	%rd37, %r34, 8;
	add.s64 	%rd38, %rd1, %rd37;
	mad.lo.s32 	%r35, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd39, %rd15;
	mul.wide.s32 	%rd40, %r35, 8;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.u64 	%rd42, [%rd41];
	ld.global.u64 	%rd43, [%rd38];
	mul.lo.s64 	%rd44, %rd42, %rd43;
	add.s64 	%rd75, %rd44, %rd75;
	add.s32 	%r45, %r45, 1;

BB13_8:
	setp.lt.u32	%p8, %r19, 4;
	@%p8 bra 	BB13_11;

	shl.b32 	%r12, %r20, 2;
	mad.lo.s32 	%r40, %r19, %r3, %r45;
	mul.wide.s32 	%rd45, %r40, 8;
	add.s64 	%rd73, %rd1, %rd45;
	mad.lo.s32 	%r46, %r45, %r20, %r5;
	shl.b32 	%r14, %r20, 3;
	cvta.to.global.u64 	%rd9, %rd15;

BB13_10:
	mul.wide.s32 	%rd46, %r46, 8;
	add.s64 	%rd47, %rd9, %rd46;
	ld.global.u64 	%rd48, [%rd47];
	ld.global.u64 	%rd49, [%rd73];
	mul.lo.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd75;
	cvt.s64.s32	%rd52, %r14;
	add.s64 	%rd53, %rd47, %rd52;
	ld.global.u64 	%rd54, [%rd53];
	ld.global.u64 	%rd55, [%rd73+8];
	mul.lo.s64 	%rd56, %rd54, %rd55;
	add.s64 	%rd57, %rd56, %rd51;
	add.s64 	%rd58, %rd53, %rd52;
	ld.global.u64 	%rd59, [%rd58];
	ld.global.u64 	%rd60, [%rd73+16];
	mul.lo.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd57;
	add.s64 	%rd63, %rd58, %rd52;
	ld.global.u64 	%rd64, [%rd63];
	ld.global.u64 	%rd65, [%rd73+24];
	mul.lo.s64 	%rd66, %rd64, %rd65;
	add.s64 	%rd75, %rd66, %rd62;
	add.s64 	%rd73, %rd73, 32;
	add.s32 	%r46, %r46, %r12;
	add.s32 	%r45, %r45, 4;
	setp.lt.s32	%p9, %r45, %r19;
	@%p9 bra 	BB13_10;

BB13_11:
	mad.lo.s32 	%r42, %r3, %r20, %r5;
	cvta.to.global.u64 	%rd67, %rd16;
	mul.wide.s32 	%rd68, %r42, 8;
	add.s64 	%rd69, %rd67, %rd68;
	st.global.u64 	[%rd69], %rd75;

BB13_12:
	ret;
}

	// .globl	_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<97>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r38, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r36, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r37, [_Z20matrixMultiplicationIhEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r1, %ntid.y;
	mov.u32 	%r2, %ctaid.y;
	mov.u32 	%r3, %tid.y;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r39, %ntid.x;
	mov.u32 	%r40, %ctaid.x;
	mov.u32 	%r41, %tid.x;
	mad.lo.s32 	%r5, %r39, %r40, %r41;
	setp.ge.s32	%p1, %r4, %r38;
	setp.ge.s32	%p2, %r5, %r37;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB14_15;

	mov.u16 	%rs6, 0;
	setp.lt.s32	%p4, %r36, 1;
	@%p4 bra 	BB14_14;

	mul.lo.s32 	%r6, %r4, %r36;
	and.b32  	%r48, %r36, 3;
	mov.u32 	%r88, 0;
	setp.eq.s32	%p5, %r48, 0;
	@%p5 bra 	BB14_3;

	setp.eq.s32	%p6, %r48, 1;
	@%p6 bra 	BB14_5;
	bra.uni 	BB14_6;

BB14_5:
	mov.u32 	%r87, %r88;
	bra.uni 	BB14_9;

BB14_3:
	mov.u32 	%r96, %r88;
	bra.uni 	BB14_10;

BB14_6:
	setp.eq.s32	%p7, %r48, 2;
	mov.u32 	%r85, %r88;
	@%p7 bra 	BB14_8;

	cvt.s64.s32	%rd9, %r6;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	cvt.s64.s32	%rd12, %r5;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u8 	%rs4, [%rd10];
	ld.global.u8 	%rs5, [%rd13];
	mul.wide.u16 	%r50, %rs5, %rs4;
	and.b32  	%r85, %r50, 255;
	mov.u32 	%r88, 1;

BB14_8:
	add.s32 	%r51, %r88, %r6;
	cvt.s64.s32	%rd14, %r51;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u8 	%r52, [%rd15];
	neg.s32 	%r53, %r88;
	and.b32  	%r54, %r53, %r37;
	add.s32 	%r55, %r54, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	cvt.s64.s32	%rd17, %r55;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u8 	%r56, [%rd18];
	mad.lo.s32 	%r57, %r56, %r52, %r85;
	add.s32 	%r88, %r88, 1;
	and.b32  	%r87, %r57, 255;

BB14_9:
	add.s32 	%r58, %r88, %r6;
	cvt.s64.s32	%rd19, %r58;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u8 	%r59, [%rd20];
	mad.lo.s32 	%r60, %r88, %r37, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	cvt.s64.s32	%rd22, %r60;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u8 	%r61, [%rd23];
	mad.lo.s32 	%r96, %r61, %r59, %r87;
	add.s32 	%r88, %r88, 1;

BB14_10:
	setp.lt.u32	%p8, %r36, 4;
	@%p8 bra 	BB14_13;

	add.s32 	%r66, %r88, 3;
	mad.lo.s32 	%r93, %r37, %r66, %r5;
	shl.b32 	%r19, %r37, 2;
	mad.lo.s32 	%r68, %r36, %r4, %r88;
	cvt.s64.s32	%rd24, %r68;
	add.s64 	%rd36, %rd1, %rd24;
	add.s32 	%r69, %r88, 2;
	mad.lo.s32 	%r92, %r37, %r69, %r5;
	mad.lo.s32 	%r91, %r88, %r37, %r5;
	add.s32 	%r70, %r88, 1;
	mad.lo.s32 	%r90, %r37, %r70, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB14_12:
	ld.global.u8 	%r71, [%rd36];
	cvt.s64.s32	%rd25, %r91;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u8 	%r72, [%rd26];
	mad.lo.s32 	%r73, %r72, %r71, %r96;
	ld.global.u8 	%r74, [%rd36+1];
	cvt.s64.s32	%rd27, %r90;
	add.s64 	%rd28, %rd3, %rd27;
	ld.global.u8 	%r75, [%rd28];
	mad.lo.s32 	%r76, %r75, %r74, %r73;
	ld.global.u8 	%r77, [%rd36+2];
	cvt.s64.s32	%rd29, %r92;
	add.s64 	%rd30, %rd3, %rd29;
	ld.global.u8 	%r78, [%rd30];
	mad.lo.s32 	%r79, %r78, %r77, %r76;
	ld.global.u8 	%r80, [%rd36+3];
	cvt.s64.s32	%rd31, %r93;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.u8 	%r81, [%rd32];
	and.b32  	%r82, %r79, 255;
	mad.lo.s32 	%r96, %r81, %r80, %r82;
	add.s32 	%r93, %r93, %r19;
	add.s64 	%rd36, %rd36, 4;
	add.s32 	%r92, %r92, %r19;
	add.s32 	%r91, %r91, %r19;
	add.s32 	%r90, %r90, %r19;
	add.s32 	%r88, %r88, 4;
	setp.lt.s32	%p9, %r88, %r36;
	@%p9 bra 	BB14_12;

BB14_13:
	cvt.u16.u32	%rs6, %r96;

BB14_14:
	mad.lo.s32 	%r83, %r4, %r37, %r5;
	cvta.to.global.u64 	%rd33, %rd7;
	cvt.s64.s32	%rd34, %r83;
	add.s64 	%rd35, %rd33, %rd34;
	st.global.u8 	[%rd35], %rs6;

BB14_15:
	ret;
}

	// .globl	_Z20matrixMultiplicationItEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationItEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r30, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r28, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r29, [_Z20matrixMultiplicationItEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r31, %r1, %r2;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r32, %r33, %r4;
	setp.ge.s32	%p1, %r3, %r30;
	setp.ge.s32	%p2, %r5, %r29;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB15_15;

	mov.u16 	%rs6, 0;
	setp.lt.s32	%p4, %r28, 1;
	@%p4 bra 	BB15_14;

	mul.lo.s32 	%r6, %r3, %r28;
	and.b32  	%r40, %r28, 3;
	mov.u32 	%r77, 0;
	setp.eq.s32	%p5, %r40, 0;
	@%p5 bra 	BB15_3;

	setp.eq.s32	%p6, %r40, 1;
	@%p6 bra 	BB15_5;
	bra.uni 	BB15_6;

BB15_5:
	mov.u32 	%r76, %r77;
	bra.uni 	BB15_9;

BB15_3:
	mov.u32 	%r82, %r77;
	bra.uni 	BB15_10;

BB15_6:
	setp.eq.s32	%p7, %r40, 2;
	mov.u32 	%r74, %r77;
	@%p7 bra 	BB15_8;

	mul.wide.s32 	%rd9, %r6, 2;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u16 	%rs4, [%rd10];
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 2;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u16 	%rs5, [%rd13];
	mul.wide.u16 	%r42, %rs5, %rs4;
	and.b32  	%r74, %r42, 65535;
	mov.u32 	%r77, 1;

BB15_8:
	add.s32 	%r43, %r77, %r6;
	mul.wide.s32 	%rd14, %r43, 2;
	add.s64 	%rd15, %rd1, %rd14;
	ld.global.u16 	%r44, [%rd15];
	neg.s32 	%r45, %r77;
	and.b32  	%r46, %r45, %r29;
	add.s32 	%r47, %r46, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r47, 2;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u16 	%r48, [%rd18];
	mad.lo.s32 	%r49, %r48, %r44, %r74;
	add.s32 	%r77, %r77, 1;
	and.b32  	%r76, %r49, 65535;

BB15_9:
	add.s32 	%r50, %r77, %r6;
	mul.wide.s32 	%rd19, %r50, 2;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.u16 	%r51, [%rd20];
	mad.lo.s32 	%r52, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r52, 2;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u16 	%r53, [%rd23];
	mad.lo.s32 	%r82, %r53, %r51, %r76;
	add.s32 	%r77, %r77, 1;

BB15_10:
	setp.lt.u32	%p8, %r28, 4;
	@%p8 bra 	BB15_13;

	shl.b32 	%r18, %r29, 2;
	mad.lo.s32 	%r58, %r28, %r3, %r77;
	mul.wide.s32 	%rd24, %r58, 2;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r79, %r77, %r29, %r5;
	shl.b32 	%r20, %r29, 1;
	cvta.to.global.u64 	%rd3, %rd6;

BB15_12:
	ld.global.u16 	%r60, [%rd34];
	mul.wide.s32 	%rd25, %r79, 2;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u16 	%r61, [%rd26];
	mad.lo.s32 	%r62, %r61, %r60, %r82;
	ld.global.u16 	%r63, [%rd34+2];
	cvt.s64.s32	%rd27, %r20;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.u16 	%r64, [%rd28];
	mad.lo.s32 	%r65, %r64, %r63, %r62;
	ld.global.u16 	%r66, [%rd34+4];
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.u16 	%r67, [%rd29];
	mad.lo.s32 	%r68, %r67, %r66, %r65;
	ld.global.u16 	%r69, [%rd34+6];
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.u16 	%r70, [%rd30];
	and.b32  	%r71, %r68, 65535;
	mad.lo.s32 	%r82, %r70, %r69, %r71;
	add.s64 	%rd34, %rd34, 8;
	add.s32 	%r79, %r79, %r18;
	add.s32 	%r77, %r77, 4;
	setp.lt.s32	%p9, %r77, %r28;
	@%p9 bra 	BB15_12;

BB15_13:
	cvt.u16.u32	%rs6, %r82;

BB15_14:
	mad.lo.s32 	%r72, %r3, %r29, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r72, 2;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.u16 	[%rd33], %rs6;

BB15_15:
	ret;
}

	// .globl	_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<83>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r30, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r28, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r29, [_Z20matrixMultiplicationIjEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r31, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r31, %r1, %r2;
	mov.u32 	%r32, %ntid.x;
	mov.u32 	%r33, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r32, %r33, %r4;
	setp.ge.s32	%p1, %r3, %r30;
	setp.ge.s32	%p2, %r5, %r29;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB16_14;

	mov.u32 	%r82, 0;
	setp.lt.s32	%p4, %r28, 1;
	@%p4 bra 	BB16_13;

	mul.lo.s32 	%r6, %r3, %r28;
	and.b32  	%r41, %r28, 3;
	mov.u32 	%r77, 0;
	setp.eq.s32	%p5, %r41, 0;
	@%p5 bra 	BB16_3;

	setp.eq.s32	%p6, %r41, 1;
	@%p6 bra 	BB16_5;
	bra.uni 	BB16_6;

BB16_5:
	mov.u32 	%r76, %r77;
	bra.uni 	BB16_9;

BB16_3:
	mov.u32 	%r82, %r77;
	bra.uni 	BB16_10;

BB16_6:
	setp.eq.s32	%p7, %r41, 2;
	mov.u32 	%r74, %r77;
	@%p7 bra 	BB16_8;

	mul.wide.s32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.u32 	%r43, [%rd13];
	ld.global.u32 	%r44, [%rd10];
	mul.lo.s32 	%r74, %r43, %r44;
	mov.u32 	%r77, 1;

BB16_8:
	add.s32 	%r45, %r77, %r6;
	mul.wide.s32 	%rd14, %r45, 4;
	add.s64 	%rd15, %rd1, %rd14;
	neg.s32 	%r46, %r77;
	and.b32  	%r47, %r46, %r29;
	add.s32 	%r48, %r47, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r48, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r49, [%rd18];
	ld.global.u32 	%r50, [%rd15];
	mad.lo.s32 	%r76, %r49, %r50, %r74;
	add.s32 	%r77, %r77, 1;

BB16_9:
	add.s32 	%r51, %r77, %r6;
	mul.wide.s32 	%rd19, %r51, 4;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r52, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r52, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.u32 	%r53, [%rd23];
	ld.global.u32 	%r54, [%rd20];
	mad.lo.s32 	%r82, %r53, %r54, %r76;
	add.s32 	%r77, %r77, 1;

BB16_10:
	setp.lt.u32	%p8, %r28, 4;
	@%p8 bra 	BB16_13;

	shl.b32 	%r18, %r29, 2;
	mad.lo.s32 	%r59, %r28, %r3, %r77;
	mul.wide.s32 	%rd24, %r59, 4;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r79, %r77, %r29, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB16_12:
	mul.wide.s32 	%rd25, %r79, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u32 	%r61, [%rd26];
	ld.global.u32 	%r62, [%rd34];
	mad.lo.s32 	%r63, %r61, %r62, %r82;
	cvt.s64.s32	%rd27, %r18;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.u32 	%r64, [%rd28];
	ld.global.u32 	%r65, [%rd34+4];
	mad.lo.s32 	%r66, %r64, %r65, %r63;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.u32 	%r67, [%rd29];
	ld.global.u32 	%r68, [%rd34+8];
	mad.lo.s32 	%r69, %r67, %r68, %r66;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.u32 	%r70, [%rd30];
	ld.global.u32 	%r71, [%rd34+12];
	mad.lo.s32 	%r82, %r70, %r71, %r69;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r79, %r79, %r18;
	add.s32 	%r77, %r77, 4;
	setp.lt.s32	%p9, %r77, %r28;
	@%p9 bra 	BB16_12;

BB16_13:
	mad.lo.s32 	%r72, %r3, %r29, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r72, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.u32 	[%rd33], %r82;

BB16_14:
	ret;
}

	// .globl	_Z20matrixMultiplicationImEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationImEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<76>;


	ld.param.u64 	%rd17, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd15, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd16, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r21, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r19, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r20, [_Z20matrixMultiplicationImEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r23, %r24, %r4;
	setp.ge.s32	%p1, %r3, %r21;
	setp.ge.s32	%p2, %r5, %r20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB17_12;

	mov.u64 	%rd75, 0;
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB17_11;

	mul.lo.s32 	%r6, %r3, %r19;
	and.b32  	%r28, %r19, 3;
	mov.u64 	%rd75, 0;
	mov.u32 	%r45, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB17_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB17_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB17_6;

	mul.wide.s32 	%rd22, %r6, 8;
	add.s64 	%rd23, %rd1, %rd22;
	cvta.to.global.u64 	%rd24, %rd15;
	mul.wide.s32 	%rd25, %r5, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd27, [%rd26];
	ld.global.u64 	%rd28, [%rd23];
	mul.lo.s64 	%rd75, %rd27, %rd28;
	mov.u32 	%r45, 1;

BB17_6:
	add.s32 	%r30, %r45, %r6;
	mul.wide.s32 	%rd29, %r30, 8;
	add.s64 	%rd30, %rd1, %rd29;
	neg.s32 	%r31, %r45;
	and.b32  	%r32, %r31, %r20;
	add.s32 	%r33, %r32, %r5;
	cvta.to.global.u64 	%rd31, %rd15;
	mul.wide.s32 	%rd32, %r33, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.u64 	%rd34, [%rd33];
	ld.global.u64 	%rd35, [%rd30];
	mul.lo.s64 	%rd36, %rd34, %rd35;
	add.s64 	%rd75, %rd36, %rd75;
	add.s32 	%r45, %r45, 1;

BB17_7:
	add.s32 	%r34, %r45, %r6;
	mul.wide.s32 	%rd37, %r34, 8;
	add.s64 	%rd38, %rd1, %rd37;
	mad.lo.s32 	%r35, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd39, %rd15;
	mul.wide.s32 	%rd40, %r35, 8;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.u64 	%rd42, [%rd41];
	ld.global.u64 	%rd43, [%rd38];
	mul.lo.s64 	%rd44, %rd42, %rd43;
	add.s64 	%rd75, %rd44, %rd75;
	add.s32 	%r45, %r45, 1;

BB17_8:
	setp.lt.u32	%p8, %r19, 4;
	@%p8 bra 	BB17_11;

	shl.b32 	%r12, %r20, 2;
	mad.lo.s32 	%r40, %r19, %r3, %r45;
	mul.wide.s32 	%rd45, %r40, 8;
	add.s64 	%rd73, %rd1, %rd45;
	mad.lo.s32 	%r46, %r45, %r20, %r5;
	shl.b32 	%r14, %r20, 3;
	cvta.to.global.u64 	%rd9, %rd15;

BB17_10:
	mul.wide.s32 	%rd46, %r46, 8;
	add.s64 	%rd47, %rd9, %rd46;
	ld.global.u64 	%rd48, [%rd47];
	ld.global.u64 	%rd49, [%rd73];
	mul.lo.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd51, %rd50, %rd75;
	cvt.s64.s32	%rd52, %r14;
	add.s64 	%rd53, %rd47, %rd52;
	ld.global.u64 	%rd54, [%rd53];
	ld.global.u64 	%rd55, [%rd73+8];
	mul.lo.s64 	%rd56, %rd54, %rd55;
	add.s64 	%rd57, %rd56, %rd51;
	add.s64 	%rd58, %rd53, %rd52;
	ld.global.u64 	%rd59, [%rd58];
	ld.global.u64 	%rd60, [%rd73+16];
	mul.lo.s64 	%rd61, %rd59, %rd60;
	add.s64 	%rd62, %rd61, %rd57;
	add.s64 	%rd63, %rd58, %rd52;
	ld.global.u64 	%rd64, [%rd63];
	ld.global.u64 	%rd65, [%rd73+24];
	mul.lo.s64 	%rd66, %rd64, %rd65;
	add.s64 	%rd75, %rd66, %rd62;
	add.s64 	%rd73, %rd73, 32;
	add.s32 	%r46, %r46, %r12;
	add.s32 	%r45, %r45, 4;
	setp.lt.s32	%p9, %r45, %r19;
	@%p9 bra 	BB17_10;

BB17_11:
	mad.lo.s32 	%r42, %r3, %r20, %r5;
	cvta.to.global.u64 	%rd67, %rd16;
	mul.wide.s32 	%rd68, %r42, 8;
	add.s64 	%rd69, %rd67, %rd68;
	st.global.u64 	[%rd69], %rd75;

BB17_12:
	ret;
}

	// .globl	_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r21, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r19, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r20, [_Z20matrixMultiplicationIfEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r23, %r24, %r4;
	setp.ge.s32	%p1, %r3, %r21;
	setp.ge.s32	%p2, %r5, %r20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB18_12;

	mov.f32 	%f35, 0f00000000;
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB18_11;

	mul.lo.s32 	%r6, %r3, %r19;
	and.b32  	%r28, %r19, 3;
	mov.f32 	%f35, 0f00000000;
	mov.u32 	%r45, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB18_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB18_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB18_6;

	mul.wide.s32 	%rd9, %r6, 4;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 4;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f32 	%f14, [%rd13];
	ld.global.f32 	%f15, [%rd10];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	mov.u32 	%r45, 1;

BB18_6:
	add.s32 	%r30, %r45, %r6;
	mul.wide.s32 	%rd14, %r30, 4;
	add.s64 	%rd15, %rd1, %rd14;
	neg.s32 	%r31, %r45;
	and.b32  	%r32, %r31, %r20;
	add.s32 	%r33, %r32, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r33, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f32 	%f16, [%rd18];
	ld.global.f32 	%f17, [%rd15];
	fma.rn.f32 	%f35, %f17, %f16, %f35;
	add.s32 	%r45, %r45, 1;

BB18_7:
	add.s32 	%r34, %r45, %r6;
	mul.wide.s32 	%rd19, %r34, 4;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r35, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r35, 4;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f32 	%f18, [%rd23];
	ld.global.f32 	%f19, [%rd20];
	fma.rn.f32 	%f35, %f19, %f18, %f35;
	add.s32 	%r45, %r45, 1;

BB18_8:
	setp.lt.u32	%p8, %r19, 4;
	@%p8 bra 	BB18_11;

	shl.b32 	%r12, %r20, 2;
	mad.lo.s32 	%r40, %r19, %r3, %r45;
	mul.wide.s32 	%rd24, %r40, 4;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r46, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd3, %rd6;

BB18_10:
	mul.wide.s32 	%rd25, %r46, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.f32 	%f20, [%rd26];
	ld.global.f32 	%f21, [%rd34];
	fma.rn.f32 	%f22, %f21, %f20, %f35;
	cvt.s64.s32	%rd27, %r12;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f32 	%f23, [%rd28];
	ld.global.f32 	%f24, [%rd34+4];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.f32 	%f26, [%rd29];
	ld.global.f32 	%f27, [%rd34+8];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.f32 	%f29, [%rd30];
	ld.global.f32 	%f30, [%rd34+12];
	fma.rn.f32 	%f35, %f30, %f29, %f28;
	add.s64 	%rd34, %rd34, 16;
	add.s32 	%r46, %r46, %r12;
	add.s32 	%r45, %r45, 4;
	setp.lt.s32	%p9, %r45, %r19;
	@%p9 bra 	BB18_10;

BB18_11:
	mad.lo.s32 	%r42, %r3, %r20, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r42, 4;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.f32 	[%rd33], %f35;

BB18_12:
	ret;
}

	// .globl	_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii
.visible .entry _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii(
	.param .u64 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_0,
	.param .u64 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_1,
	.param .u64 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_2,
	.param .u32 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_3,
	.param .u32 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_4,
	.param .u32 _Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_5
)
{
	.reg .pred 	%p<10>;
	.reg .b32 	%r<48>;
	.reg .f64 	%fd<36>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd8, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_0];
	ld.param.u64 	%rd6, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_1];
	ld.param.u64 	%rd7, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_2];
	ld.param.u32 	%r21, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_3];
	ld.param.u32 	%r19, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_4];
	ld.param.u32 	%r20, [_Z20matrixMultiplicationIdEvPKT_S2_PS0_iii_param_5];
	cvta.to.global.u64 	%rd1, %rd8;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r3, %r22, %r1, %r2;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r23, %r24, %r4;
	setp.ge.s32	%p1, %r3, %r21;
	setp.ge.s32	%p2, %r5, %r20;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB19_12;

	mov.f64 	%fd35, 0d0000000000000000;
	setp.lt.s32	%p4, %r19, 1;
	@%p4 bra 	BB19_11;

	mul.lo.s32 	%r6, %r3, %r19;
	and.b32  	%r28, %r19, 3;
	mov.f64 	%fd35, 0d0000000000000000;
	mov.u32 	%r45, 0;
	setp.eq.s32	%p5, %r28, 0;
	@%p5 bra 	BB19_8;

	setp.eq.s32	%p6, %r28, 1;
	@%p6 bra 	BB19_7;

	setp.eq.s32	%p7, %r28, 2;
	@%p7 bra 	BB19_6;

	mul.wide.s32 	%rd9, %r6, 8;
	add.s64 	%rd10, %rd1, %rd9;
	cvta.to.global.u64 	%rd11, %rd6;
	mul.wide.s32 	%rd12, %r5, 8;
	add.s64 	%rd13, %rd11, %rd12;
	ld.global.f64 	%fd14, [%rd13];
	ld.global.f64 	%fd15, [%rd10];
	fma.rn.f64 	%fd35, %fd15, %fd14, 0d0000000000000000;
	mov.u32 	%r45, 1;

BB19_6:
	add.s32 	%r30, %r45, %r6;
	mul.wide.s32 	%rd14, %r30, 8;
	add.s64 	%rd15, %rd1, %rd14;
	neg.s32 	%r31, %r45;
	and.b32  	%r32, %r31, %r20;
	add.s32 	%r33, %r32, %r5;
	cvta.to.global.u64 	%rd16, %rd6;
	mul.wide.s32 	%rd17, %r33, 8;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.f64 	%fd16, [%rd18];
	ld.global.f64 	%fd17, [%rd15];
	fma.rn.f64 	%fd35, %fd17, %fd16, %fd35;
	add.s32 	%r45, %r45, 1;

BB19_7:
	add.s32 	%r34, %r45, %r6;
	mul.wide.s32 	%rd19, %r34, 8;
	add.s64 	%rd20, %rd1, %rd19;
	mad.lo.s32 	%r35, %r45, %r20, %r5;
	cvta.to.global.u64 	%rd21, %rd6;
	mul.wide.s32 	%rd22, %r35, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.f64 	%fd18, [%rd23];
	ld.global.f64 	%fd19, [%rd20];
	fma.rn.f64 	%fd35, %fd19, %fd18, %fd35;
	add.s32 	%r45, %r45, 1;

BB19_8:
	setp.lt.u32	%p8, %r19, 4;
	@%p8 bra 	BB19_11;

	shl.b32 	%r12, %r20, 2;
	mad.lo.s32 	%r40, %r19, %r3, %r45;
	mul.wide.s32 	%rd24, %r40, 8;
	add.s64 	%rd34, %rd1, %rd24;
	mad.lo.s32 	%r46, %r45, %r20, %r5;
	shl.b32 	%r14, %r20, 3;
	cvta.to.global.u64 	%rd3, %rd6;

BB19_10:
	mul.wide.s32 	%rd25, %r46, 8;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.f64 	%fd20, [%rd26];
	ld.global.f64 	%fd21, [%rd34];
	fma.rn.f64 	%fd22, %fd21, %fd20, %fd35;
	cvt.s64.s32	%rd27, %r14;
	add.s64 	%rd28, %rd26, %rd27;
	ld.global.f64 	%fd23, [%rd28];
	ld.global.f64 	%fd24, [%rd34+8];
	fma.rn.f64 	%fd25, %fd24, %fd23, %fd22;
	add.s64 	%rd29, %rd28, %rd27;
	ld.global.f64 	%fd26, [%rd29];
	ld.global.f64 	%fd27, [%rd34+16];
	fma.rn.f64 	%fd28, %fd27, %fd26, %fd25;
	add.s64 	%rd30, %rd29, %rd27;
	ld.global.f64 	%fd29, [%rd30];
	ld.global.f64 	%fd30, [%rd34+24];
	fma.rn.f64 	%fd35, %fd30, %fd29, %fd28;
	add.s64 	%rd34, %rd34, 32;
	add.s32 	%r46, %r46, %r12;
	add.s32 	%r45, %r45, 4;
	setp.lt.s32	%p9, %r45, %r19;
	@%p9 bra 	BB19_10;

BB19_11:
	mad.lo.s32 	%r42, %r3, %r20, %r5;
	cvta.to.global.u64 	%rd31, %rd7;
	mul.wide.s32 	%rd32, %r42, 8;
	add.s64 	%rd33, %rd31, %rd32;
	st.global.f64 	[%rd33], %fd35;

BB19_12:
	ret;
}

	// .globl	_Z17parallelReductionIaEvPKT_PS0_i
.visible .entry _Z17parallelReductionIaEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIaEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIaEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIaEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 1 .b8 _ZZ17parallelReductionIaEvPKT_PS0_iE5sdata[100];

	ld.param.u64 	%rd1, [_Z17parallelReductionIaEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIaEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIaEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB20_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs5, [%rd5];

BB20_2:
	mov.u32 	%r10, _ZZ17parallelReductionIaEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r10, %r3;
	st.shared.u8 	[%r5], %rs5;
	bar.sync 	0;
	shr.u32 	%r17, %r1, 1;
	setp.eq.s32	%p2, %r17, 0;
	@%p2 bra 	BB20_6;

BB20_3:
	setp.ge.s32	%p3, %r3, %r17;
	@%p3 bra 	BB20_5;

	add.s32 	%r11, %r17, %r3;
	add.s32 	%r13, %r10, %r11;
	ld.shared.u8 	%r14, [%r13];
	ld.shared.u8 	%r15, [%r5];
	add.s32 	%r16, %r15, %r14;
	st.shared.u8 	[%r5], %r16;

BB20_5:
	bar.sync 	0;
	shr.s32 	%r17, %r17, 1;
	setp.gt.s32	%p4, %r17, 0;
	@%p4 bra 	BB20_3;

BB20_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB20_8;

	ld.shared.u8 	%rs4, [_ZZ17parallelReductionIaEvPKT_PS0_iE5sdata];
	cvt.u64.u32	%rd6, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd6;
	st.global.u8 	[%rd8], %rs4;

BB20_8:
	ret;
}

	// .globl	_Z17parallelReductionIsEvPKT_PS0_i
.visible .entry _Z17parallelReductionIsEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIsEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIsEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIsEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 2 .b8 _ZZ17parallelReductionIsEvPKT_PS0_iE5sdata[200];

	ld.param.u64 	%rd1, [_Z17parallelReductionIsEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIsEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIsEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB21_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs5, [%rd5];

BB21_2:
	shl.b32 	%r10, %r3, 1;
	mov.u32 	%r11, _ZZ17parallelReductionIsEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.u16 	[%r5], %rs5;
	bar.sync 	0;
	shr.u32 	%r19, %r1, 1;
	setp.eq.s32	%p2, %r19, 0;
	@%p2 bra 	BB21_6;

BB21_3:
	setp.ge.s32	%p3, %r3, %r19;
	@%p3 bra 	BB21_5;

	add.s32 	%r12, %r19, %r3;
	shl.b32 	%r13, %r12, 1;
	add.s32 	%r15, %r11, %r13;
	ld.shared.u16 	%r16, [%r15];
	ld.shared.u16 	%r17, [%r5];
	add.s32 	%r18, %r17, %r16;
	st.shared.u16 	[%r5], %r18;

BB21_5:
	bar.sync 	0;
	shr.s32 	%r19, %r19, 1;
	setp.gt.s32	%p4, %r19, 0;
	@%p4 bra 	BB21_3;

BB21_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB21_8;

	ld.shared.u16 	%rs4, [_ZZ17parallelReductionIsEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs4;

BB21_8:
	ret;
}

	// .globl	_Z17parallelReductionIiEvPKT_PS0_i
.visible .entry _Z17parallelReductionIiEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIiEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIiEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIiEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ17parallelReductionIiEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z17parallelReductionIiEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIiEvPKT_PS0_i_param_1];
	ld.param.u32 	%r12, [_Z17parallelReductionIiEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r23, 0;
	setp.ge.s32	%p1, %r4, %r12;
	@%p1 bra 	BB22_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r23, [%rd5];

BB22_2:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, _ZZ17parallelReductionIiEvPKT_PS0_iE5sdata;
	add.s32 	%r7, %r14, %r13;
	st.shared.u32 	[%r7], %r23;
	bar.sync 	0;
	shr.u32 	%r24, %r1, 1;
	setp.eq.s32	%p2, %r24, 0;
	@%p2 bra 	BB22_6;

BB22_3:
	setp.ge.s32	%p3, %r3, %r24;
	@%p3 bra 	BB22_5;

	add.s32 	%r15, %r24, %r3;
	shl.b32 	%r16, %r15, 2;
	add.s32 	%r18, %r14, %r16;
	ld.shared.u32 	%r19, [%r7];
	ld.shared.u32 	%r20, [%r18];
	add.s32 	%r21, %r19, %r20;
	st.shared.u32 	[%r7], %r21;

BB22_5:
	bar.sync 	0;
	shr.s32 	%r24, %r24, 1;
	setp.gt.s32	%p4, %r24, 0;
	@%p4 bra 	BB22_3;

BB22_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB22_8;

	ld.shared.u32 	%r22, [_ZZ17parallelReductionIiEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r22;

BB22_8:
	ret;
}

	// .globl	_Z17parallelReductionIlEvPKT_PS0_i
.visible .entry _Z17parallelReductionIlEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIlEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIlEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIlEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<17>;
	// demoted variable
	.shared .align 8 .b8 _ZZ17parallelReductionIlEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd3, [_Z17parallelReductionIlEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd4, [_Z17parallelReductionIlEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIlEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u64 	%rd16, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB23_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u64 	%rd16, [%rd8];

BB23_2:
	shl.b32 	%r10, %r3, 3;
	mov.u32 	%r11, _ZZ17parallelReductionIlEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.u64 	[%r5], %rd16;
	bar.sync 	0;
	shr.u32 	%r16, %r1, 1;
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB23_6;

BB23_3:
	setp.ge.s32	%p3, %r3, %r16;
	@%p3 bra 	BB23_5;

	add.s32 	%r12, %r16, %r3;
	shl.b32 	%r13, %r12, 3;
	add.s32 	%r15, %r11, %r13;
	ld.shared.u64 	%rd9, [%r5];
	ld.shared.u64 	%rd10, [%r15];
	add.s64 	%rd11, %rd9, %rd10;
	st.shared.u64 	[%r5], %rd11;

BB23_5:
	bar.sync 	0;
	shr.s32 	%r16, %r16, 1;
	setp.gt.s32	%p4, %r16, 0;
	@%p4 bra 	BB23_3;

BB23_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB23_8;

	ld.shared.u64 	%rd12, [_ZZ17parallelReductionIlEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.u32 	%rd14, %r2, 8;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u64 	[%rd15], %rd12;

BB23_8:
	ret;
}

	// .globl	_Z17parallelReductionIhEvPKT_PS0_i
.visible .entry _Z17parallelReductionIhEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIhEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIhEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIhEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 1 .b8 _ZZ17parallelReductionIhEvPKT_PS0_iE5sdata[100];

	ld.param.u64 	%rd1, [_Z17parallelReductionIhEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIhEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIhEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB24_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs5, [%rd5];

BB24_2:
	mov.u32 	%r10, _ZZ17parallelReductionIhEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r10, %r3;
	st.shared.u8 	[%r5], %rs5;
	bar.sync 	0;
	shr.u32 	%r17, %r1, 1;
	setp.eq.s32	%p2, %r17, 0;
	@%p2 bra 	BB24_6;

BB24_3:
	setp.ge.s32	%p3, %r3, %r17;
	@%p3 bra 	BB24_5;

	add.s32 	%r11, %r17, %r3;
	add.s32 	%r13, %r10, %r11;
	ld.shared.u8 	%r14, [%r13];
	ld.shared.u8 	%r15, [%r5];
	add.s32 	%r16, %r15, %r14;
	st.shared.u8 	[%r5], %r16;

BB24_5:
	bar.sync 	0;
	shr.s32 	%r17, %r17, 1;
	setp.gt.s32	%p4, %r17, 0;
	@%p4 bra 	BB24_3;

BB24_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB24_8;

	ld.shared.u8 	%rs4, [_ZZ17parallelReductionIhEvPKT_PS0_iE5sdata];
	cvt.u64.u32	%rd6, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd6;
	st.global.u8 	[%rd8], %rs4;

BB24_8:
	ret;
}

	// .globl	_Z17parallelReductionItEvPKT_PS0_i
.visible .entry _Z17parallelReductionItEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionItEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionItEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionItEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 2 .b8 _ZZ17parallelReductionItEvPKT_PS0_iE5sdata[200];

	ld.param.u64 	%rd1, [_Z17parallelReductionItEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionItEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionItEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB25_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs5, [%rd5];

BB25_2:
	shl.b32 	%r10, %r3, 1;
	mov.u32 	%r11, _ZZ17parallelReductionItEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.u16 	[%r5], %rs5;
	bar.sync 	0;
	shr.u32 	%r19, %r1, 1;
	setp.eq.s32	%p2, %r19, 0;
	@%p2 bra 	BB25_6;

BB25_3:
	setp.ge.s32	%p3, %r3, %r19;
	@%p3 bra 	BB25_5;

	add.s32 	%r12, %r19, %r3;
	shl.b32 	%r13, %r12, 1;
	add.s32 	%r15, %r11, %r13;
	ld.shared.u16 	%r16, [%r15];
	ld.shared.u16 	%r17, [%r5];
	add.s32 	%r18, %r17, %r16;
	st.shared.u16 	[%r5], %r18;

BB25_5:
	bar.sync 	0;
	shr.s32 	%r19, %r19, 1;
	setp.gt.s32	%p4, %r19, 0;
	@%p4 bra 	BB25_3;

BB25_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB25_8;

	ld.shared.u16 	%rs4, [_ZZ17parallelReductionItEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs4;

BB25_8:
	ret;
}

	// .globl	_Z17parallelReductionIjEvPKT_PS0_i
.visible .entry _Z17parallelReductionIjEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIjEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIjEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIjEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ17parallelReductionIjEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z17parallelReductionIjEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIjEvPKT_PS0_i_param_1];
	ld.param.u32 	%r12, [_Z17parallelReductionIjEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r23, 0;
	setp.ge.s32	%p1, %r4, %r12;
	@%p1 bra 	BB26_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r23, [%rd5];

BB26_2:
	shl.b32 	%r13, %r3, 2;
	mov.u32 	%r14, _ZZ17parallelReductionIjEvPKT_PS0_iE5sdata;
	add.s32 	%r7, %r14, %r13;
	st.shared.u32 	[%r7], %r23;
	bar.sync 	0;
	shr.u32 	%r24, %r1, 1;
	setp.eq.s32	%p2, %r24, 0;
	@%p2 bra 	BB26_6;

BB26_3:
	setp.ge.s32	%p3, %r3, %r24;
	@%p3 bra 	BB26_5;

	add.s32 	%r15, %r24, %r3;
	shl.b32 	%r16, %r15, 2;
	add.s32 	%r18, %r14, %r16;
	ld.shared.u32 	%r19, [%r7];
	ld.shared.u32 	%r20, [%r18];
	add.s32 	%r21, %r19, %r20;
	st.shared.u32 	[%r7], %r21;

BB26_5:
	bar.sync 	0;
	shr.s32 	%r24, %r24, 1;
	setp.gt.s32	%p4, %r24, 0;
	@%p4 bra 	BB26_3;

BB26_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB26_8;

	ld.shared.u32 	%r22, [_ZZ17parallelReductionIjEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r22;

BB26_8:
	ret;
}

	// .globl	_Z17parallelReductionImEvPKT_PS0_i
.visible .entry _Z17parallelReductionImEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionImEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionImEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionImEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<17>;
	// demoted variable
	.shared .align 8 .b8 _ZZ17parallelReductionImEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd3, [_Z17parallelReductionImEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd4, [_Z17parallelReductionImEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionImEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u64 	%rd16, 0;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB27_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u64 	%rd16, [%rd8];

BB27_2:
	shl.b32 	%r10, %r3, 3;
	mov.u32 	%r11, _ZZ17parallelReductionImEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.u64 	[%r5], %rd16;
	bar.sync 	0;
	shr.u32 	%r16, %r1, 1;
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB27_6;

BB27_3:
	setp.ge.s32	%p3, %r3, %r16;
	@%p3 bra 	BB27_5;

	add.s32 	%r12, %r16, %r3;
	shl.b32 	%r13, %r12, 3;
	add.s32 	%r15, %r11, %r13;
	ld.shared.u64 	%rd9, [%r5];
	ld.shared.u64 	%rd10, [%r15];
	add.s64 	%rd11, %rd9, %rd10;
	st.shared.u64 	[%r5], %rd11;

BB27_5:
	bar.sync 	0;
	shr.s32 	%r16, %r16, 1;
	setp.gt.s32	%p4, %r16, 0;
	@%p4 bra 	BB27_3;

BB27_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB27_8;

	ld.shared.u64 	%rd12, [_ZZ17parallelReductionImEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.u32 	%rd14, %r2, 8;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u64 	[%rd15], %rd12;

BB27_8:
	ret;
}

	// .globl	_Z17parallelReductionIfEvPKT_PS0_i
.visible .entry _Z17parallelReductionIfEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIfEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIfEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIfEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<17>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ17parallelReductionIfEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z17parallelReductionIfEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIfEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIfEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f32 	%f8, 0f00000000;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB28_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f8, [%rd5];

BB28_2:
	shl.b32 	%r10, %r3, 2;
	mov.u32 	%r11, _ZZ17parallelReductionIfEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.f32 	[%r5], %f8;
	bar.sync 	0;
	shr.u32 	%r16, %r1, 1;
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB28_6;

BB28_3:
	setp.ge.s32	%p3, %r3, %r16;
	@%p3 bra 	BB28_5;

	add.s32 	%r12, %r16, %r3;
	shl.b32 	%r13, %r12, 2;
	add.s32 	%r15, %r11, %r13;
	ld.shared.f32 	%f4, [%r5];
	ld.shared.f32 	%f5, [%r15];
	add.f32 	%f6, %f5, %f4;
	st.shared.f32 	[%r5], %f6;

BB28_5:
	bar.sync 	0;
	shr.s32 	%r16, %r16, 1;
	setp.gt.s32	%p4, %r16, 0;
	@%p4 bra 	BB28_3;

BB28_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB28_8;

	ld.shared.f32 	%f7, [_ZZ17parallelReductionIfEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f7;

BB28_8:
	ret;
}

	// .globl	_Z17parallelReductionIdEvPKT_PS0_i
.visible .entry _Z17parallelReductionIdEvPKT_PS0_i(
	.param .u64 _Z17parallelReductionIdEvPKT_PS0_i_param_0,
	.param .u64 _Z17parallelReductionIdEvPKT_PS0_i_param_1,
	.param .u32 _Z17parallelReductionIdEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<17>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 8 .b8 _ZZ17parallelReductionIdEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd1, [_Z17parallelReductionIdEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z17parallelReductionIdEvPKT_PS0_i_param_1];
	ld.param.u32 	%r9, [_Z17parallelReductionIdEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f64 	%fd8, 0d0000000000000000;
	setp.ge.s32	%p1, %r4, %r9;
	@%p1 bra 	BB29_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd8, [%rd5];

BB29_2:
	shl.b32 	%r10, %r3, 3;
	mov.u32 	%r11, _ZZ17parallelReductionIdEvPKT_PS0_iE5sdata;
	add.s32 	%r5, %r11, %r10;
	st.shared.f64 	[%r5], %fd8;
	bar.sync 	0;
	shr.u32 	%r16, %r1, 1;
	setp.eq.s32	%p2, %r16, 0;
	@%p2 bra 	BB29_6;

BB29_3:
	setp.ge.s32	%p3, %r3, %r16;
	@%p3 bra 	BB29_5;

	add.s32 	%r12, %r16, %r3;
	shl.b32 	%r13, %r12, 3;
	add.s32 	%r15, %r11, %r13;
	ld.shared.f64 	%fd4, [%r5];
	ld.shared.f64 	%fd5, [%r15];
	add.f64 	%fd6, %fd5, %fd4;
	st.shared.f64 	[%r5], %fd6;

BB29_5:
	bar.sync 	0;
	shr.s32 	%r16, %r16, 1;
	setp.gt.s32	%p4, %r16, 0;
	@%p4 bra 	BB29_3;

BB29_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB29_8;

	ld.shared.f64 	%fd7, [_ZZ17parallelReductionIdEvPKT_PS0_iE5sdata];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd7;

BB29_8:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIaEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB30_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvt.s64.s32	%rd5, %r1;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.s8 	%rs1, [%rd6];
	ld.global.u8 	%rs2, [%rd8];
	mul.wide.s16 	%r6, %rs2, %rs1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u8 	[%rd10], %r6;

BB30_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIsEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB31_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u16 	%rs2, [%rd8];
	mul.wide.s16 	%r6, %rs2, %rs1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u16 	[%rd10], %r6;

BB31_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIiEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB32_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r6, [%rd8];
	ld.global.u32 	%r7, [%rd6];
	mul.lo.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r8;

BB32_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIlEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB33_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u64 	%rd9, [%rd8];
	ld.global.u64 	%rd10, [%rd6];
	mul.lo.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd5;
	st.global.u64 	[%rd13], %rd11;

BB33_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIhEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB34_2;

	cvta.to.global.u64 	%rd4, %rd1;
	cvt.s64.s32	%rd5, %r1;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u8 	%rs1, [%rd6];
	ld.global.u8 	%rs2, [%rd8];
	mul.wide.u16 	%r6, %rs2, %rs1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u8 	[%rd10], %r6;

BB34_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationItEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationItEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationItEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB35_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u16 	%rs1, [%rd6];
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u16 	%rs2, [%rd8];
	mul.wide.u16 	%r6, %rs2, %rs1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u16 	[%rd10], %r6;

BB35_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIjEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB36_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u32 	%r6, [%rd8];
	ld.global.u32 	%r7, [%rd6];
	mul.lo.s32 	%r8, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r8;

BB36_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationImEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationImEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<14>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationImEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB37_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.u64 	%rd9, [%rd8];
	ld.global.u64 	%rd10, [%rd6];
	mul.lo.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd5;
	st.global.u64 	[%rd13], %rd11;

BB37_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIfEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB38_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f32 	%f1, [%rd8];
	ld.global.f32 	%f2, [%rd6];
	mul.f32 	%f3, %f2, %f1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f32 	[%rd10], %f3;

BB38_2:
	ret;
}

	// .globl	_Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i
.visible .entry _Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i(
	.param .u64 _Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_0,
	.param .u64 _Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_1,
	.param .u64 _Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_2,
	.param .u32 _Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .f64 	%fd<4>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd1, [_Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_1];
	ld.param.u64 	%rd3, [_Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_2];
	ld.param.u32 	%r2, [_Z25elementWiseMultiplicationIdEvPKT_S2_PS0_i_param_3];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB39_2;

	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.s32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd5;
	ld.global.f64 	%fd1, [%rd8];
	ld.global.f64 	%fd2, [%rd6];
	mul.f64 	%fd3, %fd2, %fd1;
	cvta.to.global.u64 	%rd9, %rd3;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.f64 	[%rd10], %fd3;

BB39_2:
	ret;
}

	// .globl	_Z12parallelScanIaEvPKT_PS0_i
.visible .entry _Z12parallelScanIaEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIaEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIaEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIaEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 1 .b8 _ZZ12parallelScanIaEvPKT_PS0_iE5sdata[100];

	ld.param.u64 	%rd1, [_Z12parallelScanIaEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIaEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIaEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB40_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs5, [%rd5];

BB40_2:
	mov.u32 	%r9, _ZZ12parallelScanIaEvPKT_PS0_iE5sdata;
	add.s32 	%r10, %r9, %r3;
	st.shared.u8 	[%r10], %rs5;
	bar.sync 	0;
	mov.u32 	%r22, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB40_6;

BB40_3:
	shl.b32 	%r6, %r22, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB40_5;

	add.s32 	%r12, %r22, %r7;
	add.s32 	%r14, %r12, %r9;
	ld.shared.u8 	%r15, [%r14+-1];
	add.s32 	%r16, %r6, %r7;
	add.s32 	%r17, %r16, %r9;
	ld.shared.u8 	%r18, [%r17+-1];
	add.s32 	%r19, %r18, %r15;
	st.shared.u8 	[%r17+-1], %r19;

BB40_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r22, %r6;
	@%p4 bra 	BB40_3;

BB40_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB40_8;

	add.s32 	%r21, %r1, %r9;
	ld.shared.u8 	%rs4, [%r21+-1];
	cvt.u64.u32	%rd6, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd6;
	st.global.u8 	[%rd8], %rs4;

BB40_8:
	ret;
}

	// .globl	_Z12parallelScanIsEvPKT_PS0_i
.visible .entry _Z12parallelScanIsEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIsEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIsEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIsEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 2 .b8 _ZZ12parallelScanIsEvPKT_PS0_iE5sdata[200];

	ld.param.u64 	%rd1, [_Z12parallelScanIsEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIsEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIsEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB41_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs5, [%rd5];

BB41_2:
	shl.b32 	%r9, %r3, 1;
	mov.u32 	%r10, _ZZ12parallelScanIsEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.u16 	[%r11], %rs5;
	bar.sync 	0;
	mov.u32 	%r26, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB41_6;

BB41_3:
	shl.b32 	%r6, %r26, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB41_5;

	add.s32 	%r13, %r7, %r26;
	shl.b32 	%r14, %r13, 1;
	add.s32 	%r16, %r14, %r10;
	ld.shared.u16 	%r17, [%r16+-2];
	add.s32 	%r18, %r7, %r6;
	shl.b32 	%r19, %r18, 1;
	add.s32 	%r20, %r19, %r10;
	ld.shared.u16 	%r21, [%r20+-2];
	add.s32 	%r22, %r21, %r17;
	st.shared.u16 	[%r20+-2], %r22;

BB41_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r26, %r6;
	@%p4 bra 	BB41_3;

BB41_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB41_8;

	shl.b32 	%r23, %r1, 1;
	add.s32 	%r25, %r23, %r10;
	ld.shared.u16 	%rs4, [%r25+-2];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs4;

BB41_8:
	ret;
}

	// .globl	_Z12parallelScanIiEvPKT_PS0_i
.visible .entry _Z12parallelScanIiEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIiEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIiEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIiEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12parallelScanIiEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z12parallelScanIiEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIiEvPKT_PS0_i_param_1];
	ld.param.u32 	%r11, [_Z12parallelScanIiEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r30, 0;
	setp.ge.s32	%p1, %r4, %r11;
	@%p1 bra 	BB42_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r30, [%rd5];

BB42_2:
	shl.b32 	%r12, %r3, 2;
	mov.u32 	%r13, _ZZ12parallelScanIiEvPKT_PS0_iE5sdata;
	add.s32 	%r14, %r13, %r12;
	st.shared.u32 	[%r14], %r30;
	bar.sync 	0;
	mov.u32 	%r31, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB42_6;

BB42_3:
	shl.b32 	%r8, %r31, 1;
	mul.lo.s32 	%r9, %r8, %r3;
	setp.ge.u32	%p3, %r9, %r1;
	@%p3 bra 	BB42_5;

	add.s32 	%r16, %r9, %r31;
	shl.b32 	%r17, %r16, 2;
	add.s32 	%r19, %r17, %r13;
	add.s32 	%r20, %r9, %r8;
	shl.b32 	%r21, %r20, 2;
	add.s32 	%r22, %r21, %r13;
	ld.shared.u32 	%r23, [%r22+-4];
	ld.shared.u32 	%r24, [%r19+-4];
	add.s32 	%r25, %r23, %r24;
	st.shared.u32 	[%r22+-4], %r25;

BB42_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r8, %r1;
	mov.u32 	%r31, %r8;
	@%p4 bra 	BB42_3;

BB42_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB42_8;

	shl.b32 	%r26, %r1, 2;
	add.s32 	%r28, %r26, %r13;
	ld.shared.u32 	%r29, [%r28+-4];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r29;

BB42_8:
	ret;
}

	// .globl	_Z12parallelScanIlEvPKT_PS0_i
.visible .entry _Z12parallelScanIlEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIlEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIlEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIlEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<17>;
	// demoted variable
	.shared .align 8 .b8 _ZZ12parallelScanIlEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd3, [_Z12parallelScanIlEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd4, [_Z12parallelScanIlEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIlEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u64 	%rd16, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB43_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u64 	%rd16, [%rd8];

BB43_2:
	shl.b32 	%r9, %r3, 3;
	mov.u32 	%r10, _ZZ12parallelScanIlEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.u64 	[%r11], %rd16;
	bar.sync 	0;
	mov.u32 	%r23, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB43_6;

BB43_3:
	shl.b32 	%r6, %r23, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB43_5;

	add.s32 	%r13, %r7, %r23;
	shl.b32 	%r14, %r13, 3;
	add.s32 	%r16, %r14, %r10;
	add.s32 	%r17, %r7, %r6;
	shl.b32 	%r18, %r17, 3;
	add.s32 	%r19, %r18, %r10;
	ld.shared.u64 	%rd9, [%r19+-8];
	ld.shared.u64 	%rd10, [%r16+-8];
	add.s64 	%rd11, %rd9, %rd10;
	st.shared.u64 	[%r19+-8], %rd11;

BB43_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r23, %r6;
	@%p4 bra 	BB43_3;

BB43_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB43_8;

	shl.b32 	%r20, %r1, 3;
	add.s32 	%r22, %r20, %r10;
	ld.shared.u64 	%rd12, [%r22+-8];
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.u32 	%rd14, %r2, 8;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u64 	[%rd15], %rd12;

BB43_8:
	ret;
}

	// .globl	_Z12parallelScanIhEvPKT_PS0_i
.visible .entry _Z12parallelScanIhEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIhEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIhEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIhEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 1 .b8 _ZZ12parallelScanIhEvPKT_PS0_iE5sdata[100];

	ld.param.u64 	%rd1, [_Z12parallelScanIhEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIhEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIhEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB44_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs5, [%rd5];

BB44_2:
	mov.u32 	%r9, _ZZ12parallelScanIhEvPKT_PS0_iE5sdata;
	add.s32 	%r10, %r9, %r3;
	st.shared.u8 	[%r10], %rs5;
	bar.sync 	0;
	mov.u32 	%r22, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB44_6;

BB44_3:
	shl.b32 	%r6, %r22, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB44_5;

	add.s32 	%r12, %r22, %r7;
	add.s32 	%r14, %r12, %r9;
	ld.shared.u8 	%r15, [%r14+-1];
	add.s32 	%r16, %r6, %r7;
	add.s32 	%r17, %r16, %r9;
	ld.shared.u8 	%r18, [%r17+-1];
	add.s32 	%r19, %r18, %r15;
	st.shared.u8 	[%r17+-1], %r19;

BB44_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r22, %r6;
	@%p4 bra 	BB44_3;

BB44_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB44_8;

	add.s32 	%r21, %r1, %r9;
	ld.shared.u8 	%rs4, [%r21+-1];
	cvt.u64.u32	%rd6, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	add.s64 	%rd8, %rd7, %rd6;
	st.global.u8 	[%rd8], %rs4;

BB44_8:
	ret;
}

	// .globl	_Z12parallelScanItEvPKT_PS0_i
.visible .entry _Z12parallelScanItEvPKT_PS0_i(
	.param .u64 _Z12parallelScanItEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanItEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanItEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 2 .b8 _ZZ12parallelScanItEvPKT_PS0_iE5sdata[200];

	ld.param.u64 	%rd1, [_Z12parallelScanItEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanItEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanItEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u16 	%rs5, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB45_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs5, [%rd5];

BB45_2:
	shl.b32 	%r9, %r3, 1;
	mov.u32 	%r10, _ZZ12parallelScanItEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.u16 	[%r11], %rs5;
	bar.sync 	0;
	mov.u32 	%r26, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB45_6;

BB45_3:
	shl.b32 	%r6, %r26, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB45_5;

	add.s32 	%r13, %r7, %r26;
	shl.b32 	%r14, %r13, 1;
	add.s32 	%r16, %r14, %r10;
	ld.shared.u16 	%r17, [%r16+-2];
	add.s32 	%r18, %r7, %r6;
	shl.b32 	%r19, %r18, 1;
	add.s32 	%r20, %r19, %r10;
	ld.shared.u16 	%r21, [%r20+-2];
	add.s32 	%r22, %r21, %r17;
	st.shared.u16 	[%r20+-2], %r22;

BB45_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r26, %r6;
	@%p4 bra 	BB45_3;

BB45_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB45_8;

	shl.b32 	%r23, %r1, 1;
	add.s32 	%r25, %r23, %r10;
	ld.shared.u16 	%rs4, [%r25+-2];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs4;

BB45_8:
	ret;
}

	// .globl	_Z12parallelScanIjEvPKT_PS0_i
.visible .entry _Z12parallelScanIjEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIjEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIjEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIjEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12parallelScanIjEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z12parallelScanIjEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIjEvPKT_PS0_i_param_1];
	ld.param.u32 	%r11, [_Z12parallelScanIjEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u32 	%r30, 0;
	setp.ge.s32	%p1, %r4, %r11;
	@%p1 bra 	BB46_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r30, [%rd5];

BB46_2:
	shl.b32 	%r12, %r3, 2;
	mov.u32 	%r13, _ZZ12parallelScanIjEvPKT_PS0_iE5sdata;
	add.s32 	%r14, %r13, %r12;
	st.shared.u32 	[%r14], %r30;
	bar.sync 	0;
	mov.u32 	%r31, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB46_6;

BB46_3:
	shl.b32 	%r8, %r31, 1;
	mul.lo.s32 	%r9, %r8, %r3;
	setp.ge.u32	%p3, %r9, %r1;
	@%p3 bra 	BB46_5;

	add.s32 	%r16, %r9, %r31;
	shl.b32 	%r17, %r16, 2;
	add.s32 	%r19, %r17, %r13;
	add.s32 	%r20, %r9, %r8;
	shl.b32 	%r21, %r20, 2;
	add.s32 	%r22, %r21, %r13;
	ld.shared.u32 	%r23, [%r22+-4];
	ld.shared.u32 	%r24, [%r19+-4];
	add.s32 	%r25, %r23, %r24;
	st.shared.u32 	[%r22+-4], %r25;

BB46_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r8, %r1;
	mov.u32 	%r31, %r8;
	@%p4 bra 	BB46_3;

BB46_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB46_8;

	shl.b32 	%r26, %r1, 2;
	add.s32 	%r28, %r26, %r13;
	ld.shared.u32 	%r29, [%r28+-4];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r29;

BB46_8:
	ret;
}

	// .globl	_Z12parallelScanImEvPKT_PS0_i
.visible .entry _Z12parallelScanImEvPKT_PS0_i(
	.param .u64 _Z12parallelScanImEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanImEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanImEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<17>;
	// demoted variable
	.shared .align 8 .b8 _ZZ12parallelScanImEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd3, [_Z12parallelScanImEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd4, [_Z12parallelScanImEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanImEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.u64 	%rd16, 0;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB47_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u64 	%rd16, [%rd8];

BB47_2:
	shl.b32 	%r9, %r3, 3;
	mov.u32 	%r10, _ZZ12parallelScanImEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.u64 	[%r11], %rd16;
	bar.sync 	0;
	mov.u32 	%r23, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB47_6;

BB47_3:
	shl.b32 	%r6, %r23, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB47_5;

	add.s32 	%r13, %r7, %r23;
	shl.b32 	%r14, %r13, 3;
	add.s32 	%r16, %r14, %r10;
	add.s32 	%r17, %r7, %r6;
	shl.b32 	%r18, %r17, 3;
	add.s32 	%r19, %r18, %r10;
	ld.shared.u64 	%rd9, [%r19+-8];
	ld.shared.u64 	%rd10, [%r16+-8];
	add.s64 	%rd11, %rd9, %rd10;
	st.shared.u64 	[%r19+-8], %rd11;

BB47_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r23, %r6;
	@%p4 bra 	BB47_3;

BB47_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB47_8;

	shl.b32 	%r20, %r1, 3;
	add.s32 	%r22, %r20, %r10;
	ld.shared.u64 	%rd12, [%r22+-8];
	cvta.to.global.u64 	%rd13, %rd4;
	mul.wide.u32 	%rd14, %r2, 8;
	add.s64 	%rd15, %rd13, %rd14;
	st.global.u64 	[%rd15], %rd12;

BB47_8:
	ret;
}

	// .globl	_Z12parallelScanIfEvPKT_PS0_i
.visible .entry _Z12parallelScanIfEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIfEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIfEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIfEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<9>;
	.reg .b32 	%r<24>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _ZZ12parallelScanIfEvPKT_PS0_iE5sdata[400];

	ld.param.u64 	%rd1, [_Z12parallelScanIfEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIfEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIfEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f32 	%f8, 0f00000000;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB48_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f8, [%rd5];

BB48_2:
	shl.b32 	%r9, %r3, 2;
	mov.u32 	%r10, _ZZ12parallelScanIfEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.f32 	[%r11], %f8;
	bar.sync 	0;
	mov.u32 	%r23, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB48_6;

BB48_3:
	shl.b32 	%r6, %r23, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB48_5;

	add.s32 	%r13, %r7, %r23;
	shl.b32 	%r14, %r13, 2;
	add.s32 	%r16, %r14, %r10;
	add.s32 	%r17, %r7, %r6;
	shl.b32 	%r18, %r17, 2;
	add.s32 	%r19, %r18, %r10;
	ld.shared.f32 	%f4, [%r19+-4];
	ld.shared.f32 	%f5, [%r16+-4];
	add.f32 	%f6, %f5, %f4;
	st.shared.f32 	[%r19+-4], %f6;

BB48_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r23, %r6;
	@%p4 bra 	BB48_3;

BB48_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB48_8;

	shl.b32 	%r20, %r1, 2;
	add.s32 	%r22, %r20, %r10;
	ld.shared.f32 	%f7, [%r22+-4];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f7;

BB48_8:
	ret;
}

	// .globl	_Z12parallelScanIdEvPKT_PS0_i
.visible .entry _Z12parallelScanIdEvPKT_PS0_i(
	.param .u64 _Z12parallelScanIdEvPKT_PS0_i_param_0,
	.param .u64 _Z12parallelScanIdEvPKT_PS0_i_param_1,
	.param .u32 _Z12parallelScanIdEvPKT_PS0_i_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<24>;
	.reg .f64 	%fd<9>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 8 .b8 _ZZ12parallelScanIdEvPKT_PS0_iE5sdata[800];

	ld.param.u64 	%rd1, [_Z12parallelScanIdEvPKT_PS0_i_param_0];
	ld.param.u64 	%rd2, [_Z12parallelScanIdEvPKT_PS0_i_param_1];
	ld.param.u32 	%r8, [_Z12parallelScanIdEvPKT_PS0_i_param_2];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mov.f64 	%fd8, 0d0000000000000000;
	setp.ge.s32	%p1, %r4, %r8;
	@%p1 bra 	BB49_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r4, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd8, [%rd5];

BB49_2:
	shl.b32 	%r9, %r3, 3;
	mov.u32 	%r10, _ZZ12parallelScanIdEvPKT_PS0_iE5sdata;
	add.s32 	%r11, %r10, %r9;
	st.shared.f64 	[%r11], %fd8;
	bar.sync 	0;
	mov.u32 	%r23, 1;
	setp.lt.u32	%p2, %r1, 2;
	@%p2 bra 	BB49_6;

BB49_3:
	shl.b32 	%r6, %r23, 1;
	mul.lo.s32 	%r7, %r6, %r3;
	setp.ge.u32	%p3, %r7, %r1;
	@%p3 bra 	BB49_5;

	add.s32 	%r13, %r7, %r23;
	shl.b32 	%r14, %r13, 3;
	add.s32 	%r16, %r14, %r10;
	add.s32 	%r17, %r7, %r6;
	shl.b32 	%r18, %r17, 3;
	add.s32 	%r19, %r18, %r10;
	ld.shared.f64 	%fd4, [%r19+-8];
	ld.shared.f64 	%fd5, [%r16+-8];
	add.f64 	%fd6, %fd5, %fd4;
	st.shared.f64 	[%r19+-8], %fd6;

BB49_5:
	bar.sync 	0;
	setp.lt.u32	%p4, %r6, %r1;
	mov.u32 	%r23, %r6;
	@%p4 bra 	BB49_3;

BB49_6:
	setp.ne.s32	%p5, %r3, 0;
	@%p5 bra 	BB49_8;

	shl.b32 	%r20, %r1, 3;
	add.s32 	%r22, %r20, %r10;
	ld.shared.f64 	%fd7, [%r22+-8];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r2, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd7;

BB49_8:
	ret;
}

	// .globl	_Z20histogramCalculationIaEvPKT_Piii
.visible .entry _Z20histogramCalculationIaEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIaEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIaEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIaEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIaEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIaEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIaEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIaEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB50_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r1;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.s8 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB50_2:
	ret;
}

	// .globl	_Z20histogramCalculationIsEvPKT_Piii
.visible .entry _Z20histogramCalculationIsEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIsEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIsEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIsEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIsEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIsEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIsEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIsEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB51_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.s16 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB51_2:
	ret;
}

	// .globl	_Z20histogramCalculationIiEvPKT_Piii
.visible .entry _Z20histogramCalculationIiEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIiEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIiEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIiEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIiEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIiEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIiEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIiEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB52_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB52_2:
	ret;
}

	// .globl	_Z20histogramCalculationIlEvPKT_Piii
.visible .entry _Z20histogramCalculationIlEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIlEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIlEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIlEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIlEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIlEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIlEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIlEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB53_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u64 	%rd6, [%rd5];
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd6, 2;
	add.s64 	%rd9, %rd7, %rd8;
	atom.global.add.u32 	%r6, [%rd9], 1;

BB53_2:
	ret;
}

	// .globl	_Z20histogramCalculationIhEvPKT_Piii
.visible .entry _Z20histogramCalculationIhEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIhEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIhEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIhEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIhEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIhEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIhEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIhEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB54_2;

	cvta.to.global.u64 	%rd3, %rd1;
	cvt.s64.s32	%rd4, %r1;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.global.u8 	%r6, [%rd5];
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB54_2:
	ret;
}

	// .globl	_Z20histogramCalculationItEvPKT_Piii
.visible .entry _Z20histogramCalculationItEvPKT_Piii(
	.param .u64 _Z20histogramCalculationItEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationItEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationItEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationItEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationItEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationItEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationItEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB55_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 2;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	ld.global.u16 	%r6, [%rd5];
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB55_2:
	ret;
}

	// .globl	_Z20histogramCalculationIjEvPKT_Piii
.visible .entry _Z20histogramCalculationIjEvPKT_Piii(
	.param .u64 _Z20histogramCalculationIjEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationIjEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationIjEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationIjEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<8>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationIjEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationIjEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationIjEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB56_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r6, [%rd5];
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r6, 4;
	add.s64 	%rd8, %rd6, %rd7;
	atom.global.add.u32 	%r7, [%rd8], 1;

BB56_2:
	ret;
}

	// .globl	_Z20histogramCalculationImEvPKT_Piii
.visible .entry _Z20histogramCalculationImEvPKT_Piii(
	.param .u64 _Z20histogramCalculationImEvPKT_Piii_param_0,
	.param .u64 _Z20histogramCalculationImEvPKT_Piii_param_1,
	.param .u32 _Z20histogramCalculationImEvPKT_Piii_param_2,
	.param .u32 _Z20histogramCalculationImEvPKT_Piii_param_3
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z20histogramCalculationImEvPKT_Piii_param_0];
	ld.param.u64 	%rd2, [_Z20histogramCalculationImEvPKT_Piii_param_1];
	ld.param.u32 	%r2, [_Z20histogramCalculationImEvPKT_Piii_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB57_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u64 	%rd6, [%rd5];
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd6, 2;
	add.s64 	%rd9, %rd7, %rd8;
	atom.global.add.u32 	%r6, [%rd9], 1;

BB57_2:
	ret;
}

	// .globl	_Z15matrixTransposeIaEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIaEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIaEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIaEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIaEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIaEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIaEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIaEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIaEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIaEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB58_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	cvt.s64.s32	%rd4, %r11;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	cvt.s64.s32	%rd7, %r12;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u8 	[%rd8], %rs1;

BB58_2:
	ret;
}

	// .globl	_Z15matrixTransposeIsEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIsEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIsEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIsEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIsEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIsEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIsEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIsEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIsEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIsEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB59_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs1;

BB59_2:
	ret;
}

	// .globl	_Z15matrixTransposeIiEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIiEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIiEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIiEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIiEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIiEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIiEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIiEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIiEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIiEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB60_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r12, [%rd5];
	mad.lo.s32 	%r13, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r13, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r12;

BB60_2:
	ret;
}

	// .globl	_Z15matrixTransposeIlEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIlEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIlEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIlEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIlEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIlEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIlEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIlEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIlEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIlEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB61_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u64 	%rd6, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r12, 8;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.u64 	[%rd9], %rd6;

BB61_2:
	ret;
}

	// .globl	_Z15matrixTransposeIhEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIhEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIhEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIhEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIhEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIhEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIhEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIhEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIhEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIhEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB62_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	cvt.s64.s32	%rd4, %r11;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u8 	%rs1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	cvt.s64.s32	%rd7, %r12;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u8 	[%rd8], %rs1;

BB62_2:
	ret;
}

	// .globl	_Z15matrixTransposeItEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeItEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeItEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeItEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeItEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeItEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeItEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeItEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeItEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeItEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB63_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 2;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u16 	%rs1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 2;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u16 	[%rd8], %rs1;

BB63_2:
	ret;
}

	// .globl	_Z15matrixTransposeIjEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIjEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIjEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIjEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIjEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIjEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIjEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIjEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIjEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIjEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB64_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r12, [%rd5];
	mad.lo.s32 	%r13, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r13, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u32 	[%rd8], %r12;

BB64_2:
	ret;
}

	// .globl	_Z15matrixTransposeImEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeImEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeImEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeImEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeImEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeImEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeImEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeImEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeImEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeImEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB65_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u64 	%rd6, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd7, %rd2;
	mul.wide.s32 	%rd8, %r12, 8;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.u64 	[%rd9], %rd6;

BB65_2:
	ret;
}

	// .globl	_Z15matrixTransposeIfEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIfEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIfEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIfEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIfEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIfEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIfEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIfEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIfEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIfEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB66_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f32 	%f1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 4;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f32 	[%rd8], %f1;

BB66_2:
	ret;
}

	// .globl	_Z15matrixTransposeIdEvPKT_PS0_ii
.visible .entry _Z15matrixTransposeIdEvPKT_PS0_ii(
	.param .u64 _Z15matrixTransposeIdEvPKT_PS0_ii_param_0,
	.param .u64 _Z15matrixTransposeIdEvPKT_PS0_ii_param_1,
	.param .u32 _Z15matrixTransposeIdEvPKT_PS0_ii_param_2,
	.param .u32 _Z15matrixTransposeIdEvPKT_PS0_ii_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<13>;
	.reg .f64 	%fd<2>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z15matrixTransposeIdEvPKT_PS0_ii_param_0];
	ld.param.u64 	%rd2, [_Z15matrixTransposeIdEvPKT_PS0_ii_param_1];
	ld.param.u32 	%r3, [_Z15matrixTransposeIdEvPKT_PS0_ii_param_2];
	ld.param.u32 	%r4, [_Z15matrixTransposeIdEvPKT_PS0_ii_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r6, %r5, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r8, %r9, %r10;
	setp.ge.s32	%p1, %r1, %r4;
	setp.ge.s32	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB67_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mad.lo.s32 	%r11, %r2, %r4, %r1;
	mul.wide.s32 	%rd4, %r11, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	mad.lo.s32 	%r12, %r1, %r3, %r2;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r12, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd1;

BB67_2:
	ret;
}


