# Topaz-Geyser-RV32E
6-Stage Pipelined RV32E core written in SystemVerilog.
Instruction Fetch > Instruction Decode > Execute > Memory Prep > Memory Execute > Writeback
