Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:58:42 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/ycbcr_tr/ycbcr_tr_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 Delay1No4_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.973ns (31.286%)  route 2.137ns (68.714%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 7.001 - 4.000 ) 
    Source Clock Delay      (SCD):    3.583ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 1.379ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.341ns (routing 1.252ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=1616, routed)        2.632     3.583    Delay1No4_instance/clk_IBUF_BUFG
    SLICE_X118Y377       FDCE                                         r  Delay1No4_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y377       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.661 r  Delay1No4_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.342     4.003    Delay1No4_instance/Q[0]
    SLICE_X121Y374       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     4.128 r  Delay1No4_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     4.141    Sum5_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X121Y374       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.333 r  Sum5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.359    Sum5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X121Y375       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.374 r  Sum5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.400    Sum5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y376       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.452 r  Sum5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.384     4.836    Delay1No4_instance/CO[0]
    SLICE_X119Y373       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.887 r  Delay1No4_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.399     5.286    Delay1No4_instance/Sum5_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X122Y373       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.387 r  Delay1No4_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.094     5.481    Delay1No4_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X123Y373       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     5.570 r  Delay1No4_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.174     5.744    Delay1No5_instance/shiftVal__5[0]
    SLICE_X122Y372       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.866 r  Delay1No5_instance/shiftedFracY_d1[39]_i_2__0/O
                         net (fo=4, routed)           0.339     6.205    Delay1No5_instance/level2__0[16]
    SLICE_X119Y375       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     6.302 r  Delay1No5_instance/shiftedFracY_d1[27]_i_4__0/O
                         net (fo=2, routed)           0.274     6.576    Delay1No5_instance/level4__0[7]
    SLICE_X121Y377       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     6.627 r  Delay1No5_instance/shiftedFracY_d1[27]_i_1__0/O
                         net (fo=1, routed)           0.066     6.693    Sum5_impl_instance/FPAddSubOp_instance/D[16]
    SLICE_X121Y377       FDRE                                         r  Sum5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=1616, routed)        2.341     7.001    Sum5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X121Y377       FDRE                                         r  Sum5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]/C
                         clock pessimism              0.487     7.488    
                         clock uncertainty           -0.035     7.452    
    SLICE_X121Y377       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.477    Sum5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[27]
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  0.785    




