/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module shifter_BitL #(
        parameter SIZE = 6'h20
    ) (
        input wire [(SIZE)-1:0] a,
        input wire [4:0] shift,
        output reg [(SIZE)-1:0] result
    );
    logic [(SIZE)-1:0] bit1;
    logic [(SIZE)-1:0] bit2;
    logic [(SIZE)-1:0] bit4;
    logic [(SIZE)-1:0] bit8;
    logic [(SIZE)-1:0] bit16;
    always @* begin
        bit1 = shift[1'h0] ? {a[SIZE - 2'h2:1'h0], 1'h0} : a;
        result = bit1;
    end
    
    
endmodule