# compile vhdl design source files
vhdl xil_defaultlib  "../../../vivado.srcs/sim_1/imports/practica1/lab1.vhd"
