WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500080 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000080 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250081 cumulative IPC: 4 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250081 cumulative IPC: 4 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 7818531 heartbeat IPC: 3.548 cumulative IPC: 3.188 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 13677554 heartbeat IPC: 1.707 cumulative IPC: 2.02 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 16829248 heartbeat IPC: 3.173 cumulative IPC: 2.363 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 20269169 heartbeat IPC: 2.907 cumulative IPC: 2.497 (Simulation time: 00 hr 02 min 31 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv352.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 23548064 heartbeat IPC: 3.05 cumulative IPC: 2.601 (Simulation time: 00 hr 02 min 57 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 26742592 heartbeat IPC: 3.13 cumulative IPC: 2.684 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 29937091 heartbeat IPC: 3.13 cumulative IPC: 2.744 (Simulation time: 00 hr 03 min 49 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 35115813 heartbeat IPC: 1.931 cumulative IPC: 2.598 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 38354799 heartbeat IPC: 3.087 cumulative IPC: 2.648 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 41593735 heartbeat IPC: 3.087 cumulative IPC: 2.688 (Simulation time: 00 hr 05 min 14 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv352.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 37238710 cumulative IPC: 2.685 (Simulation time: 00 hr 05 min 28 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 37238710 cumulative IPC: 2.685 (Simulation time: 00 hr 05 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv352.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.685 instructions: 100000004 cycles: 37238710
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 3.376 Average ROB Occupancy at Mispredict: 58.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0175
BRANCH_INDIRECT: 2.15
BRANCH_CONDITIONAL: 1.11
BRANCH_DIRECT_CALL: 0.0451
BRANCH_INDIRECT_CALL: 0.0246
BRANCH_RETURN: 0.0263

L1D TOTAL        ACCESS:   32758019 HIT:   32532682 MISS:     225337
L1D LOAD         ACCESS:   14377454 HIT:   14306457 MISS:      70997
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   18377572 HIT:   18225373 MISS:     152199
L1D TRANSLATION  ACCESS:       2993 HIT:        852 MISS:       2141
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 77.83 cycles
L1I TOTAL        ACCESS:   10323165 HIT:   10029878 MISS:     293287
L1I LOAD         ACCESS:   10323165 HIT:   10029878 MISS:     293287
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 13.45 cycles
L2C TOTAL        ACCESS:     373870 HIT:     242560 MISS:     131310
L2C LOAD         ACCESS:     245276 HIT:     181913 MISS:      63363
L2C RFO          ACCESS:      59445 HIT:       1328 MISS:      58117
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      67077 HIT:      59010 MISS:       8067
L2C TRANSLATION  ACCESS:       2072 HIT:        309 MISS:       1763
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 143.7 cycles
LLC TOTAL        ACCESS:     182828 HIT:     100521 MISS:      82307
LLC LOAD         ACCESS:      63363 HIT:      22047 MISS:      41316
LLC RFO          ACCESS:      58117 HIT:      28361 MISS:      29756
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      59585 HIT:      49833 MISS:       9752
LLC TRANSLATION  ACCESS:       1763 HIT:        280 MISS:       1483
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.4 cycles
cpu0_DTLB TOTAL        ACCESS:   23869590 HIT:   23287087 MISS:     582503
cpu0_DTLB LOAD         ACCESS:   23869590 HIT:   23287087 MISS:     582503
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.42 cycles
cpu0_ITLB TOTAL        ACCESS:    8958562 HIT:    8947732 MISS:      10830
cpu0_ITLB LOAD         ACCESS:    8958562 HIT:    8947732 MISS:      10830
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.78 cycles
cpu0_STLB TOTAL        ACCESS:     239613 HIT:     236928 MISS:       2685
cpu0_STLB LOAD         ACCESS:     239613 HIT:     236928 MISS:       2685
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 279.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46298
  ROW_BUFFER_MISS:      26244
 AVG DBUS CONGESTED CYCLE: 3.973
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1749
  FULL:       7266
