/*******************************************************************************
* DISCLAIMER
* This software is supplied by Renesas Electronics Corporation and is only
* intended for use with Renesas products. No other uses are authorized. This
* software is owned by Renesas Electronics Corporation and is protected under
* all applicable laws, including copyright laws.
* THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
* THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
* LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
* AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
* TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
* ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
* FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
* ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
* BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
* Renesas reserves the right, without notice, to make changes to this software
* and to discontinue the availability of this software. By using this software,
* you agree to the additional terms and conditions found by accessing the
* following link:
* http://www.renesas.com/disclaimer
* Copyright (C) 2018 Renesas Electronics Corporation. All rights reserved.
*******************************************************************************/ 
#ifndef EPTPC_IOBITMASK_H
#define EPTPC_IOBITMASK_H


/* ==== Mask values for IO registers ==== */

#define EPTPC_PTRSTR_RESET                                                     (0x00000001u)
#define EPTPC_PTRSTR_RESET_SHIFT                                               (0u)
#define EPTPC_STCSELR_SCLKDIV                                                  (0x00000007u)
#define EPTPC_STCSELR_SCLKDIV_SHIFT                                            (0u)
#define EPTPC_STCSELR_SCLKSEL                                                  (0x00000700u)
#define EPTPC_STCSELR_SCLKSEL_SHIFT                                            (8u)
#define EPTPC_BYPASS_BYPASS0                                                   (0x00000001u)
#define EPTPC_BYPASS_BYPASS0_SHIFT                                             (0u)
#define EPTPC_BYPASS_BYPASS1                                                   (0x00010000u)
#define EPTPC_BYPASS_BYPASS1_SHIFT                                             (16u)
#define EPTPC_MIESR_ST                                                         (0x00000001u)
#define EPTPC_MIESR_ST_SHIFT                                                   (0u)
#define EPTPC_MIESR_SY0                                                        (0x00000002u)
#define EPTPC_MIESR_SY0_SHIFT                                                  (1u)
#define EPTPC_MIESR_SY1                                                        (0x00000004u)
#define EPTPC_MIESR_SY1_SHIFT                                                  (2u)
#define EPTPC_MIESR_PRC                                                        (0x00000008u)
#define EPTPC_MIESR_PRC_SHIFT                                                  (3u)
#define EPTPC_MIESR_CYC0                                                       (0x00010000u)
#define EPTPC_MIESR_CYC0_SHIFT                                                 (16u)
#define EPTPC_MIESR_CYC1                                                       (0x00020000u)
#define EPTPC_MIESR_CYC1_SHIFT                                                 (17u)
#define EPTPC_MIESR_CYC2                                                       (0x00040000u)
#define EPTPC_MIESR_CYC2_SHIFT                                                 (18u)
#define EPTPC_MIESR_CYC3                                                       (0x00080000u)
#define EPTPC_MIESR_CYC3_SHIFT                                                 (19u)
#define EPTPC_MIESR_CYC4                                                       (0x00100000u)
#define EPTPC_MIESR_CYC4_SHIFT                                                 (20u)
#define EPTPC_MIESR_CYC5                                                       (0x00200000u)
#define EPTPC_MIESR_CYC5_SHIFT                                                 (21u)
#define EPTPC_MIEIPR_ST                                                        (0x00000001u)
#define EPTPC_MIEIPR_ST_SHIFT                                                  (0u)
#define EPTPC_MIEIPR_SY0                                                       (0x00000002u)
#define EPTPC_MIEIPR_SY0_SHIFT                                                 (1u)
#define EPTPC_MIEIPR_SY1                                                       (0x00000004u)
#define EPTPC_MIEIPR_SY1_SHIFT                                                 (2u)
#define EPTPC_MIEIPR_PR                                                        (0x00000008u)
#define EPTPC_MIEIPR_PR_SHIFT                                                  (3u)
#define EPTPC_MIEIPR_CYC0                                                      (0x00010000u)
#define EPTPC_MIEIPR_CYC0_SHIFT                                                (16u)
#define EPTPC_MIEIPR_CYC1                                                      (0x00020000u)
#define EPTPC_MIEIPR_CYC1_SHIFT                                                (17u)
#define EPTPC_MIEIPR_CYC2                                                      (0x00040000u)
#define EPTPC_MIEIPR_CYC2_SHIFT                                                (18u)
#define EPTPC_MIEIPR_CYC3                                                      (0x00080000u)
#define EPTPC_MIEIPR_CYC3_SHIFT                                                (19u)
#define EPTPC_MIEIPR_CYC4                                                      (0x00100000u)
#define EPTPC_MIEIPR_CYC4_SHIFT                                                (20u)
#define EPTPC_MIEIPR_CYC5                                                      (0x00200000u)
#define EPTPC_MIEIPR_CYC5_SHIFT                                                (21u)
#define EPTPC_ELIPPR_CYCP0                                                     (0x00000001u)
#define EPTPC_ELIPPR_CYCP0_SHIFT                                               (0u)
#define EPTPC_ELIPPR_CYCP1                                                     (0x00000002u)
#define EPTPC_ELIPPR_CYCP1_SHIFT                                               (1u)
#define EPTPC_ELIPPR_CYCP2                                                     (0x00000004u)
#define EPTPC_ELIPPR_CYCP2_SHIFT                                               (2u)
#define EPTPC_ELIPPR_CYCP3                                                     (0x00000008u)
#define EPTPC_ELIPPR_CYCP3_SHIFT                                               (3u)
#define EPTPC_ELIPPR_CYCP4                                                     (0x00000010u)
#define EPTPC_ELIPPR_CYCP4_SHIFT                                               (4u)
#define EPTPC_ELIPPR_CYCP5                                                     (0x00000020u)
#define EPTPC_ELIPPR_CYCP5_SHIFT                                               (5u)
#define EPTPC_ELIPPR_CYCN0                                                     (0x00000100u)
#define EPTPC_ELIPPR_CYCN0_SHIFT                                               (8u)
#define EPTPC_ELIPPR_CYCN1                                                     (0x00000200u)
#define EPTPC_ELIPPR_CYCN1_SHIFT                                               (9u)
#define EPTPC_ELIPPR_CYCN2                                                     (0x00000400u)
#define EPTPC_ELIPPR_CYCN2_SHIFT                                               (10u)
#define EPTPC_ELIPPR_CYCN3                                                     (0x00000800u)
#define EPTPC_ELIPPR_CYCN3_SHIFT                                               (11u)
#define EPTPC_ELIPPR_CYCN4                                                     (0x00001000u)
#define EPTPC_ELIPPR_CYCN4_SHIFT                                               (12u)
#define EPTPC_ELIPPR_CYCN5                                                     (0x00002000u)
#define EPTPC_ELIPPR_CYCN5_SHIFT                                               (13u)
#define EPTPC_ELIPPR_PLSP                                                      (0x00010000u)
#define EPTPC_ELIPPR_PLSP_SHIFT                                                (16u)
#define EPTPC_ELIPPR_PLSN                                                      (0x01000000u)
#define EPTPC_ELIPPR_PLSN_SHIFT                                                (24u)
#define EPTPC_ELIPACR_CYCP0                                                    (0x00000001u)
#define EPTPC_ELIPACR_CYCP0_SHIFT                                              (0u)
#define EPTPC_ELIPACR_CYCP1                                                    (0x00000002u)
#define EPTPC_ELIPACR_CYCP1_SHIFT                                              (1u)
#define EPTPC_ELIPACR_CYCP2                                                    (0x00000004u)
#define EPTPC_ELIPACR_CYCP2_SHIFT                                              (2u)
#define EPTPC_ELIPACR_CYCP3                                                    (0x00000008u)
#define EPTPC_ELIPACR_CYCP3_SHIFT                                              (3u)
#define EPTPC_ELIPACR_CYCP4                                                    (0x00000010u)
#define EPTPC_ELIPACR_CYCP4_SHIFT                                              (4u)
#define EPTPC_ELIPACR_CYCP5                                                    (0x00000020u)
#define EPTPC_ELIPACR_CYCP5_SHIFT                                              (5u)
#define EPTPC_ELIPACR_CYCN0                                                    (0x00000100u)
#define EPTPC_ELIPACR_CYCN0_SHIFT                                              (8u)
#define EPTPC_ELIPACR_CYCN1                                                    (0x00000200u)
#define EPTPC_ELIPACR_CYCN1_SHIFT                                              (9u)
#define EPTPC_ELIPACR_CYCN2                                                    (0x00000400u)
#define EPTPC_ELIPACR_CYCN2_SHIFT                                              (10u)
#define EPTPC_ELIPACR_CYCN3                                                    (0x00000800u)
#define EPTPC_ELIPACR_CYCN3_SHIFT                                              (11u)
#define EPTPC_ELIPACR_CYCN4                                                    (0x00001000u)
#define EPTPC_ELIPACR_CYCN4_SHIFT                                              (12u)
#define EPTPC_ELIPACR_CYCN5                                                    (0x00002000u)
#define EPTPC_ELIPACR_CYCN5_SHIFT                                              (13u)
#define EPTPC_ELIPACR_PLSP                                                     (0x00010000u)
#define EPTPC_ELIPACR_PLSP_SHIFT                                               (16u)
#define EPTPC_ELIPACR_PLSN                                                     (0x01000000u)
#define EPTPC_ELIPACR_PLSN_SHIFT                                               (24u)
#define EPTPC_STSR_SYNC                                                        (0x00000001u)
#define EPTPC_STSR_SYNC_SHIFT                                                  (0u)
#define EPTPC_STSR_SYNCOUT                                                     (0x00000002u)
#define EPTPC_STSR_SYNCOUT_SHIFT                                               (1u)
#define EPTPC_STSR_SYNTOUT                                                     (0x00000008u)
#define EPTPC_STSR_SYNTOUT_SHIFT                                               (3u)
#define EPTPC_STSR_W10S                                                        (0x00000010u)
#define EPTPC_STSR_W10S_SHIFT                                                  (4u)
#define EPTPC_STIPR_SYNC                                                       (0x00000001u)
#define EPTPC_STIPR_SYNC_SHIFT                                                 (0u)
#define EPTPC_STIPR_SYNCOUT                                                    (0x00000002u)
#define EPTPC_STIPR_SYNCOUT_SHIFT                                              (1u)
#define EPTPC_STIPR_SYNTOUT                                                    (0x00000008u)
#define EPTPC_STIPR_SYNTOUT_SHIFT                                              (3u)
#define EPTPC_STIPR_W10S                                                       (0x00000010u)
#define EPTPC_STIPR_W10S_SHIFT                                                 (4u)
#define EPTPC_STCFR_STCF                                                       (0x00000003u)
#define EPTPC_STCFR_STCF_SHIFT                                                 (0u)
#define EPTPC_STMR_WINT                                                        (0x000000FFu)
#define EPTPC_STMR_WINT_SHIFT                                                  (0u)
#define EPTPC_STMR_CMOD                                                        (0x00002000u)
#define EPTPC_STMR_CMOD_SHIFT                                                  (13u)
#define EPTPC_STMR_W10S                                                        (0x00008000u)
#define EPTPC_STMR_W10S_SHIFT                                                  (15u)
#define EPTPC_STMR_SYTH                                                        (0x000F0000u)
#define EPTPC_STMR_SYTH_SHIFT                                                  (16u)
#define EPTPC_STMR_DVTH                                                        (0x00F00000u)
#define EPTPC_STMR_DVTH_SHIFT                                                  (20u)
#define EPTPC_STMR_ALEN0                                                       (0x10000000u)
#define EPTPC_STMR_ALEN0_SHIFT                                                 (28u)
#define EPTPC_STMR_ALEN1                                                       (0x20000000u)
#define EPTPC_STMR_ALEN1_SHIFT                                                 (29u)
#define EPTPC_SYNTOR_SYNTOR                                                    (0xFFFFFFFFu)
#define EPTPC_SYNTOR_SYNTOR_SHIFT                                              (0u)
#define EPTPC_IPTSELR_IPTSEL0                                                  (0x00000001u)
#define EPTPC_IPTSELR_IPTSEL0_SHIFT                                            (0u)
#define EPTPC_IPTSELR_IPTSEL1                                                  (0x00000002u)
#define EPTPC_IPTSELR_IPTSEL1_SHIFT                                            (1u)
#define EPTPC_IPTSELR_IPTSEL2                                                  (0x00000004u)
#define EPTPC_IPTSELR_IPTSEL2_SHIFT                                            (2u)
#define EPTPC_IPTSELR_IPTSEL3                                                  (0x00000008u)
#define EPTPC_IPTSELR_IPTSEL3_SHIFT                                            (3u)
#define EPTPC_IPTSELR_IPTSEL4                                                  (0x00000010u)
#define EPTPC_IPTSELR_IPTSEL4_SHIFT                                            (4u)
#define EPTPC_IPTSELR_IPTSEL5                                                  (0x00000020u)
#define EPTPC_IPTSELR_IPTSEL5_SHIFT                                            (5u)
#define EPTPC_MITSELR_MINTEN0                                                  (0x00000001u)
#define EPTPC_MITSELR_MINTEN0_SHIFT                                            (0u)
#define EPTPC_MITSELR_MINTEN1                                                  (0x00000002u)
#define EPTPC_MITSELR_MINTEN1_SHIFT                                            (1u)
#define EPTPC_MITSELR_MINTEN2                                                  (0x00000004u)
#define EPTPC_MITSELR_MINTEN2_SHIFT                                            (2u)
#define EPTPC_MITSELR_MINTEN3                                                  (0x00000008u)
#define EPTPC_MITSELR_MINTEN3_SHIFT                                            (3u)
#define EPTPC_MITSELR_MINTEN4                                                  (0x00000010u)
#define EPTPC_MITSELR_MINTEN4_SHIFT                                            (4u)
#define EPTPC_MITSELR_MINTEN5                                                  (0x00000020u)
#define EPTPC_MITSELR_MINTEN5_SHIFT                                            (5u)
#define EPTPC_ELTSELR_ELTDIS0                                                  (0x00000001u)
#define EPTPC_ELTSELR_ELTDIS0_SHIFT                                            (0u)
#define EPTPC_ELTSELR_ELTDIS1                                                  (0x00000002u)
#define EPTPC_ELTSELR_ELTDIS1_SHIFT                                            (1u)
#define EPTPC_ELTSELR_ELTDIS2                                                  (0x00000004u)
#define EPTPC_ELTSELR_ELTDIS2_SHIFT                                            (2u)
#define EPTPC_ELTSELR_ELTDIS3                                                  (0x00000008u)
#define EPTPC_ELTSELR_ELTDIS3_SHIFT                                            (3u)
#define EPTPC_ELTSELR_ELTDIS4                                                  (0x00000010u)
#define EPTPC_ELTSELR_ELTDIS4_SHIFT                                            (4u)
#define EPTPC_ELTSELR_ELTDIS5                                                  (0x00000020u)
#define EPTPC_ELTSELR_ELTDIS5_SHIFT                                            (5u)
#define EPTPC_STCHSELR_SYSEL                                                   (0x00000001u)
#define EPTPC_STCHSELR_SYSEL_SHIFT                                             (0u)
#define EPTPC_SYNSTARTR_STR                                                    (0x00000001u)
#define EPTPC_SYNSTARTR_STR_SHIFT                                              (0u)
#define EPTPC_LCIVLDR_LOAD                                                     (0x00000001u)
#define EPTPC_LCIVLDR_LOAD_SHIFT                                               (0u)
#define EPTPC_SYNTDARU_SYNTDARU                                                (0xFFFFFFFFu)
#define EPTPC_SYNTDARU_SYNTDARU_SHIFT                                          (0u)
#define EPTPC_SYNTDARL_SYNTDARL                                                (0xFFFFFFFFu)
#define EPTPC_SYNTDARL_SYNTDARL_SHIFT                                          (0u)
#define EPTPC_SYNTDBRU_SYNTDBRU                                                (0xFFFFFFFFu)
#define EPTPC_SYNTDBRU_SYNTDBRU_SHIFT                                          (0u)
#define EPTPC_SYNTDBRL_SYNTDBRL                                                (0xFFFFFFFFu)
#define EPTPC_SYNTDBRL_SYNTDBRL_SHIFT                                          (0u)
#define EPTPC_LCIVRU_LCIVRU                                                    (0x0000FFFFu)
#define EPTPC_LCIVRU_LCIVRU_SHIFT                                              (0u)
#define EPTPC_LCIVRM_LCIVRM                                                    (0x0000FFFFu)
#define EPTPC_LCIVRM_LCIVRM_SHIFT                                              (0u)
#define EPTPC_LCIVRL_LCIVRL                                                    (0x0000FFFFu)
#define EPTPC_LCIVRL_LCIVRL_SHIFT                                              (0u)
#define EPTPC_GETW10R_GW10                                                     (0x00000001u)
#define EPTPC_GETW10R_GW10_SHIFT                                               (0u)
#define EPTPC_PLIMITRU_PLIMITRU                                                (0x7FFFFFFFu)
#define EPTPC_PLIMITRU_PLIMITRU_SHIFT                                          (0u)
#define EPTPC_PLIMITRM_PLIMITRM                                                (0xFFFFFFFFu)
#define EPTPC_PLIMITRM_PLIMITRM_SHIFT                                          (0u)
#define EPTPC_PLIMITRL_PLIMITRL                                                (0xFFFFFFFFu)
#define EPTPC_PLIMITRL_PLIMITRL_SHIFT                                          (0u)
#define EPTPC_MLIMITRU_MLIMITRU                                                (0x7FFFFFFFu)
#define EPTPC_MLIMITRU_MLIMITRU_SHIFT                                          (0u)
#define EPTPC_MLIMITRM_MLIMITRM                                                (0xFFFFFFFFu)
#define EPTPC_MLIMITRM_MLIMITRM_SHIFT                                          (0u)
#define EPTPC_MLIMITRL_MLIMITRL                                                (0xFFFFFFFFu)
#define EPTPC_MLIMITRL_MLIMITRL_SHIFT                                          (0u)
#define EPTPC_GETINFOR_INFO                                                    (0x00000001u)
#define EPTPC_GETINFOR_INFO_SHIFT                                              (0u)
#define EPTPC_LCCVRU_LCCVRU                                                    (0x0000FFFFu)
#define EPTPC_LCCVRU_LCCVRU_SHIFT                                              (0u)
#define EPTPC_LCCVRM_LCCVRM                                                    (0xFFFFFFFFu)
#define EPTPC_LCCVRM_LCCVRM_SHIFT                                              (0u)
#define EPTPC_LCCVRL_LCCVRL                                                    (0xFFFFFFFFu)
#define EPTPC_LCCVRL_LCCVRL_SHIFT                                              (0u)
#define EPTPC_PW10VRU_PW10VRU                                                  (0xFFFFFFFFu)
#define EPTPC_PW10VRU_PW10VRU_SHIFT                                            (0u)
#define EPTPC_PW10VRM_PW10VRM                                                  (0xFFFFFFFFu)
#define EPTPC_PW10VRM_PW10VRM_SHIFT                                            (0u)
#define EPTPC_PW10VRL_PW10VRL                                                  (0xFFFFFFFFu)
#define EPTPC_PW10VRL_PW10VRL_SHIFT                                            (0u)
#define EPTPC_MW10RU_MW10RU                                                    (0xFFFFFFFFu)
#define EPTPC_MW10RU_MW10RU_SHIFT                                              (0u)
#define EPTPC_MW10RM_MW10RM                                                    (0xFFFFFFFFu)
#define EPTPC_MW10RM_MW10RM_SHIFT                                              (0u)
#define EPTPC_MW10RL_MW10RL                                                    (0xFFFFFFFFu)
#define EPTPC_MW10RL_MW10RL_SHIFT                                              (0u)
#define EPTPC_TMSTTRU0_TMSTTRU0                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU0_TMSTTRU0_SHIFT                                          (0u)
#define EPTPC_TMSTTRL0_TMSTTRL0                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL0_TMSTTRL0_SHIFT                                          (0u)
#define EPTPC_TMCYCR0_TMCYCR0                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR0_TMCYCR0_SHIFT                                            (0u)
#define EPTPC_TMPLSR0_TMPLSR0                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR0_TMPLSR0_SHIFT                                            (0u)
#define EPTPC_TMSTTRU1_TMSTTRU1                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU1_TMSTTRU1_SHIFT                                          (0u)
#define EPTPC_TMSTTRL1_TMSTTRL1                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL1_TMSTTRL1_SHIFT                                          (0u)
#define EPTPC_TMCYCR1_TMCYCR1                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR1_TMCYCR1_SHIFT                                            (0u)
#define EPTPC_TMPLSR1_TMPLSR1                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR1_TMPLSR1_SHIFT                                            (0u)
#define EPTPC_TMSTTRU2_TMSTTRU2                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU2_TMSTTRU2_SHIFT                                          (0u)
#define EPTPC_TMSTTRL2_TMSTTRL2                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL2_TMSTTRL2_SHIFT                                          (0u)
#define EPTPC_TMCYCR2_TMCYCR2                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR2_TMCYCR2_SHIFT                                            (0u)
#define EPTPC_TMPLSR2_TMPLSR2                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR2_TMPLSR2_SHIFT                                            (0u)
#define EPTPC_TMSTTRU3_TMSTTRU3                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU3_TMSTTRU3_SHIFT                                          (0u)
#define EPTPC_TMSTTRL3_TMSTTRL3                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL3_TMSTTRL3_SHIFT                                          (0u)
#define EPTPC_TMCYCR3_TMCYCR3                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR3_TMCYCR3_SHIFT                                            (0u)
#define EPTPC_TMPLSR3_TMPLSR3                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR3_TMPLSR3_SHIFT                                            (0u)
#define EPTPC_TMSTTRU4_TMSTTRU4                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU4_TMSTTRU4_SHIFT                                          (0u)
#define EPTPC_TMSTTRL4_TMSTTRL4                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL4_TMSTTRL4_SHIFT                                          (0u)
#define EPTPC_TMCYCR4_TMCYCR4                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR4_TMCYCR4_SHIFT                                            (0u)
#define EPTPC_TMPLSR4_TMPLSR4                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR4_TMPLSR4_SHIFT                                            (0u)
#define EPTPC_TMSTTRU5_TMSTTRU5                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRU5_TMSTTRU5_SHIFT                                          (0u)
#define EPTPC_TMSTTRL5_TMSTTRL5                                                (0xFFFFFFFFu)
#define EPTPC_TMSTTRL5_TMSTTRL5_SHIFT                                          (0u)
#define EPTPC_TMCYCR5_TMCYCR5                                                  (0xFFFFFFFFu)
#define EPTPC_TMCYCR5_TMCYCR5_SHIFT                                            (0u)
#define EPTPC_TMPLSR5_TMPLSR5                                                  (0x1FFFFFFFu)
#define EPTPC_TMPLSR5_TMPLSR5_SHIFT                                            (0u)
#define EPTPC_TMSTARTR_EN0                                                     (0x00000001u)
#define EPTPC_TMSTARTR_EN0_SHIFT                                               (0u)
#define EPTPC_TMSTARTR_EN1                                                     (0x00000002u)
#define EPTPC_TMSTARTR_EN1_SHIFT                                               (1u)
#define EPTPC_TMSTARTR_EN2                                                     (0x00000004u)
#define EPTPC_TMSTARTR_EN2_SHIFT                                               (2u)
#define EPTPC_TMSTARTR_EN3                                                     (0x00000008u)
#define EPTPC_TMSTARTR_EN3_SHIFT                                               (3u)
#define EPTPC_TMSTARTR_EN4                                                     (0x00000010u)
#define EPTPC_TMSTARTR_EN4_SHIFT                                               (4u)
#define EPTPC_TMSTARTR_EN5                                                     (0x00000020u)
#define EPTPC_TMSTARTR_EN5_SHIFT                                               (5u)
#define EPTPC_TMSTARTR_URE0                                                    (0x10000000u)
#define EPTPC_TMSTARTR_URE0_SHIFT                                              (28u)
#define EPTPC_TMSTARTR_URE1                                                    (0x20000000u)
#define EPTPC_TMSTARTR_URE1_SHIFT                                              (29u)
#define EPTPC_PRSR_OVRE0                                                       (0x00000001u)
#define EPTPC_PRSR_OVRE0_SHIFT                                                 (0u)
#define EPTPC_PRSR_OVRE1                                                       (0x00000002u)
#define EPTPC_PRSR_OVRE1_SHIFT                                                 (1u)
#define EPTPC_PRSR_OVRE2                                                       (0x00000004u)
#define EPTPC_PRSR_OVRE2_SHIFT                                                 (2u)
#define EPTPC_PRSR_OVRE3                                                       (0x00000008u)
#define EPTPC_PRSR_OVRE3_SHIFT                                                 (3u)
#define EPTPC_PRSR_MACE                                                        (0x00000100u)
#define EPTPC_PRSR_MACE_SHIFT                                                  (8u)
#define EPTPC_PRSR_URE0                                                        (0x10000000u)
#define EPTPC_PRSR_URE0_SHIFT                                                  (28u)
#define EPTPC_PRSR_URE1                                                        (0x20000000u)
#define EPTPC_PRSR_URE1_SHIFT                                                  (29u)
#define EPTPC_PRIPR_OVRE0                                                      (0x00000001u)
#define EPTPC_PRIPR_OVRE0_SHIFT                                                (0u)
#define EPTPC_PRIPR_OVRE1                                                      (0x00000002u)
#define EPTPC_PRIPR_OVRE1_SHIFT                                                (1u)
#define EPTPC_PRIPR_OVRE2                                                      (0x00000004u)
#define EPTPC_PRIPR_OVRE2_SHIFT                                                (2u)
#define EPTPC_PRIPR_OVRE3                                                      (0x00000008u)
#define EPTPC_PRIPR_OVRE3_SHIFT                                                (3u)
#define EPTPC_PRIPR_MACE                                                       (0x00000100u)
#define EPTPC_PRIPR_MACE_SHIFT                                                 (8u)
#define EPTPC_PRIPR_URE0                                                       (0x10000000u)
#define EPTPC_PRIPR_URE0_SHIFT                                                 (28u)
#define EPTPC_PRIPR_URE1                                                       (0x20000000u)
#define EPTPC_PRIPR_URE1_SHIFT                                                 (29u)
#define EPTPC_PRMACRU0_PRMACRU0                                                (0x00FFFFFFu)
#define EPTPC_PRMACRU0_PRMACRU0_SHIFT                                          (0u)
#define EPTPC_PRMACRL0_PRMACRL0                                                (0x00FFFFFFu)
#define EPTPC_PRMACRL0_PRMACRL0_SHIFT                                          (0u)
#define EPTPC_PRMACRU1_PRMACRU1                                                (0x00FFFFFFu)
#define EPTPC_PRMACRU1_PRMACRU1_SHIFT                                          (0u)
#define EPTPC_PRMACRL1_PRMACRL1                                                (0x00FFFFFFu)
#define EPTPC_PRMACRL1_PRMACRL1_SHIFT                                          (0u)
#define EPTPC_TRNDISR_TDIS                                                     (0x00000003u)
#define EPTPC_TRNDISR_TDIS_SHIFT                                               (0u)
#define EPTPC_TRNMR_MOD                                                        (0x00000001u)
#define EPTPC_TRNMR_MOD_SHIFT                                                  (0u)
#define EPTPC_TRNMR_FWD0                                                       (0x00000100u)
#define EPTPC_TRNMR_FWD0_SHIFT                                                 (8u)
#define EPTPC_TRNMR_FWD1                                                       (0x00000200u)
#define EPTPC_TRNMR_FWD1_SHIFT                                                 (9u)
#define EPTPC_TRNCTTDR_THVAL                                                   (0x000007FFu)
#define EPTPC_TRNCTTDR_THVAL_SHIFT                                             (0u)

#endif
