{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 04 14:53:11 2021 " "Info: Processing started: Thu Nov 04 14:53:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux_4x1 -c mux_4x1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_4x1 -c mux_4x1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[1\] S 12.214 ns Longest " "Info: Longest tpd from source pin \"sel\[1\]\" to destination pin \"S\" is 12.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns sel\[1\] 1 PIN PIN_7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 2; PIN Node = 'sel\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "mux_4x1.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Etapa 2/Exercicios/Exercicio 1a)/mux_4x1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.909 ns) + CELL(0.370 ns) 7.224 ns Mux0~0 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(5.909 ns) + CELL(0.370 ns) = 7.224 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.279 ns" { sel[1] Mux0~0 } "NODE_NAME" } } { "mux_4x1.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Etapa 2/Exercicios/Exercicio 1a)/mux_4x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 7.783 ns Mux0~1 3 COMB LCCOMB_X1_Y6_N10 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 7.783 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "mux_4x1.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Etapa 2/Exercicios/Exercicio 1a)/mux_4x1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(3.056 ns) 12.214 ns S 4 PIN PIN_9 0 " "Info: 4: + IC(1.375 ns) + CELL(3.056 ns) = 12.214 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'S'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { Mux0~1 S } "NODE_NAME" } } { "mux_4x1.vhd" "" { Text "C:/Users/Leona/OneDrive - ufpr.br/IC/Etapa 2/Exercicios/Exercicio 1a)/mux_4x1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.577 ns ( 37.47 % ) " "Info: Total cell delay = 4.577 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.637 ns ( 62.53 % ) " "Info: Total interconnect delay = 7.637 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.214 ns" { sel[1] Mux0~0 Mux0~1 S } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.214 ns" { sel[1] {} sel[1]~combout {} Mux0~0 {} Mux0~1 {} S {} } { 0.000ns 0.000ns 5.909ns 0.353ns 1.375ns } { 0.000ns 0.945ns 0.370ns 0.206ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 04 14:53:12 2021 " "Info: Processing ended: Thu Nov 04 14:53:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
