Index: lede/target/linux/omap/config-4.4
===================================================================
--- lede.orig/target/linux/omap/config-4.4
+++ lede/target/linux/omap/config-4.4
@@ -69,6 +69,7 @@ CONFIG_BLK_DEV_RAM=y
 CONFIG_BLK_DEV_RAM_COUNT=16
 CONFIG_BLK_DEV_RAM_SIZE=16384
 CONFIG_BLK_DEV_SD=y
+CONFIG_BONE_CAPEMGR=y
 CONFIG_BOUNCE=y
 CONFIG_BSD_PROCESS_ACCT=y
 CONFIG_BUILD_BIN2C=y
@@ -420,6 +421,7 @@ CONFIG_NO_HZ_COMMON=y
 CONFIG_NO_HZ_IDLE=y
 CONFIG_OF=y
 CONFIG_OF_ADDRESS=y
+CONFIG_OF_DYNAMIC=y
 CONFIG_OF_EARLY_FLATTREE=y
 CONFIG_OF_FLATTREE=y
 CONFIG_OF_GPIO=y
@@ -427,7 +429,9 @@ CONFIG_OF_IRQ=y
 CONFIG_OF_MDIO=y
 CONFIG_OF_MTD=y
 CONFIG_OF_NET=y
+CONFIG_OF_OVERLAY=y
 CONFIG_OF_RESERVED_MEM=y
+CONFIG_OF_RESOLVE=y
 CONFIG_OID_REGISTRY=y
 CONFIG_OLD_SIGACTION=y
 CONFIG_OLD_SIGSUSPEND3=y
Index: lede/target/linux/omap/patches-4.4/110-arm-dts-Enable-beaglebone-cape-manager.patch
===================================================================
--- /dev/null
+++ lede/target/linux/omap/patches-4.4/110-arm-dts-Enable-beaglebone-cape-manager.patch
@@ -0,0 +1,89 @@
+diff --git a/arch/arm/boot/dts/am335x-bone-common.dtsi b/arch/arm/boot/dts/am335x-bone-common.dtsi
+index cb4e33d..8e69224 100644
+--- a/arch/arm/boot/dts/am335x-bone-common.dtsi
++++ b/arch/arm/boot/dts/am335x-bone-common.dtsi
+@@ -242,6 +242,55 @@
+ 	};
+ };
+ 
++&i2c2 {
++	pinctrl-names = "default";
++	pinctrl-0 = <&i2c2_pins>;
++
++	status = "okay";
++	clock-frequency = <100000>;
++
++	cape_eeprom0: cape_eeprom0@54 {
++		compatible = "at,24c256";
++		reg = <0x54>;
++		#address-cells = <1>;
++		#size-cells = <1>;
++		cape0_data: cape_data@0 {
++			reg = <0 0x100>;
++		};
++	};
++
++	cape_eeprom1: cape_eeprom1@55 {
++		compatible = "at,24c256";
++		reg = <0x55>;
++		#address-cells = <1>;
++		#size-cells = <1>;
++		cape1_data: cape_data@0 {
++			reg = <0 0x100>;
++		};
++	};
++
++	cape_eeprom2: cape_eeprom2@56 {
++		compatible = "at,24c256";
++		reg = <0x56>;
++		#address-cells = <1>;
++		#size-cells = <1>;
++		cape2_data: cape_data@0 {
++			reg = <0 0x100>;
++		};
++	};
++
++	cape_eeprom3: cape_eeprom3@57 {
++		compatible = "at,24c256";
++		reg = <0x57>;
++		#address-cells = <1>;
++		#size-cells = <1>;
++		cape3_data: cape_data@0 {
++			reg = <0 0x100>;
++		};
++	};
++};
++
++
+ /include/ "tps65217.dtsi"
+ 
+ &tps {
+@@ -411,3 +411,28 @@
+ &rtc {
+ 	system-power-controller;
+ };
++
++/* the cape manager */
++/ {
++	bone_capemgr {
++		compatible = "ti,bone-capemgr";
++		status = "okay";
++
++		nvmem-cells = <&baseboard_data &cape0_data &cape1_data &cape2_data &cape3_data>;
++		nvmem-cell-names = "baseboard", "slot0", "slot1", "slot2", "slot3";
++		#slots = <4>;
++
++		/* map board revisions to compatible definitions */
++		baseboardmaps {
++			baseboard_beaglebone: board@0 {
++				board-name = "A335BONE";
++				compatible-name = "ti,beaglebone";
++			};
++
++			baseboard_beaglebone_black: board@1 {
++				board-name = "A335BNLT";
++				compatible-name = "ti,beaglebone-black";
++			};
++		};
++	};
++};
