design verif via simul automat test pattern gener present simulationbas method combin design verif aim complet coverag specifi design error use convent atpg tool error model use prior research examin reduc four type gate substitut error gse gate count error gce input count error ice wrong input error wie condit deriv gate complet testabl gse condit lead small test set gse nearminim test set also deriv gce analyz redund design error relat singl stucklin ssl redund show map forego error type ssl fault describ extens set experi evalu propos method experi demonstr high coverag model design error achiev small test set b introduct design verif process ensur new design exhibit specifi behavior mani approach design error detect propos base formal verif 1 howev formal verif impract larg logic circuit practic circuit verifi simul use repres input pattern test 2 basic question address test appli effici abadir et al 3 defin set like design error combin logic shown complet test set singl stucklin ssl fault detect mani error recent research consid use implementationindepend univers test set 45 well random test 6 design error detect case number test need good coverag design error excess 100 percent coverag guarante exampl univers test exploit unat properti function implement test becom exhaust often case unat variabl section 2 reduc design error consid literatur four class studi detect properti error class section 3 describ map design error ssl fault well process gener test set use standard atpg tool ssl fault section 4 present result appli method repres benchmark circuit test design error mani type design error classifi literatur 357 error type necessarili com plete believ common design pro cess condens error identifi abadir et al 3 four categori similar classif given independ 5 gate substitut error gse refer mistakenli replac gate anoth gate number input extra miss invert error 35 7 consid substitut invert buffer buffer invert respect gate count error gce correspond incorrectli ad remov gate includ extra miss gate error 3 categori combin gate substitut 5 unlik xor xnor gate consid class local error defin 6 includ error categori input count error ice correspond use gate fewer input requir wrong input error wie error correspond connect gate input wrong signal signallik sourc error 6 special case wie although wie may view multipl ice multipl ice model wie invert error categori studi next test pattern detect determin follow assumpt made concern design verifi 35 gatelevel implement pure combin gate type use xor nand xnor buf buffer similar 356 function specif design verif via simul automat test pattern gener 1 hussain alasaad john p hay advanc comput architectur laboratori depart electr engin comput scienc univers michigan ann arbor mi 481092122 email halasaad jhayeseecsumichedu design complet simulat input pattern appli produc complet specifi output singl design error assum occur assumpt analog singl stucklin ssl fault assumpt standard model use test physic fault 21 notat let e set 2 n input vector ninput gate g divid e disjoint subset contain input vector exactli k 1s binari represent disjoint set v null v v odd v even defin follow exampl case 3input nand gate 101 110 set v null v v odd v even call character set cset g tabl 1 show output gate type respons variou cset set v null v nonempti alway cardin one singleinput gate v even v odd empti multipleinput gate set v odd contain least two element set v even empti cardin v even v odd even final v k denot arbitrari vector set v k notat enabl us express set vector simpl way exampl complet test set ssl fault ninput nand gate also write test 111 011 101 110 gener verifi ident gate g determin test requir verif use notat conjunct tabl 1 22 gate substitut error gse accord experi report 7 frequent design error made human gate substitut account around 67 error gate substitut refer mistakenli replac gate g anoth gate g number input repres error gg gate multipl input multipleinput gse migs one six possibl form gand gnand gor gnor gxor gxnor multipleinput gate five migs exampl migs occur gate except gand consid error gate singl input ie buffer invert singleinput gse sigs one two possibl form gnot gbuf singleinput gate one sigs cover extramiss invert gse buffer insert gate fanout branch well input fanout suggest gse detect complet test set ssl fault 3 simul studi section show test set cover 80 100 migs 100 sigs actual coverag migs function circuit structur well type gate use circuit goal achiev 100 coverag gse singleinput gate identifi one test vector either v null v hand multipleinput gate identifi three test vector one v null one v odd one v n even v even n odd henc three test vector suffici identifi ninput gate two test vector suffic case exam ple gate identifi appli one test vector v null one v odd number test need test ninput gate ssl fault gate nand two three xor xnor depend pariti n number test need test ssl fault greater equal number test need test migs case introduc notat specifi effect cset gate g within circuit definit 1 input gate g circuit c forc pattern v assign primari input c g control v otherwis uncontrol v output g respect pattern v sensitiz abl primari output respons v said observ g otherwis unobserv gate g circuit c vcontrol g control least one vector v input vector set v v also observ g g excit v vexcit abl gate g fulli excit g excit everi nonempti cset g otherwis partial excit illustr definit consid circuit shown figur 1 g 1 g 2 control pattern 00 g 3 uncontrol 00 respons pattern 00 observ g 2 observ g 1 gate g 3 0011excit g 3 control 11 respons 11 observ g 3 hand g 3 00excit g 3 uncontrol element set 00 gate partial excit follow theorem give solut verif problem gse tabl 1 respons variou gate type cset cset even n odd even na na even figur realiz xor function z theorem 1 necessari suffici condit test set verifi fulli excit gate produc test vector shown tabl 2 input gate sensit gate output primari output gate fanoutfre circuit fulli excit circuit fanout possibl input combin forc input gate exampl element v null forc input gate g 3 figur 1 tabl 1 see v null necessari distinguish 2input gate gate replac xnor gate detect replac chang function circuit henc consid redund undetect migs likewis input combin forc input gate respons observ exampl pattern 00 forc input g 1 figur 1 respons g 1 propag primari output exampl show natur gate fulli excit therefor undetect design error also suggest modif test vector 1 tabl 2 verifi partial excit gate definit 3 partial excit gate g excit one nonempti cset g strong partial excit otherwis weak partial excit consid circuit figur 1 gate g 1 g 2 g 3 strong partial excit excit two three nonempti cset respect gate exampl weak partial excit gate 3input xor input connect singl sourc case gate excit two v null v four cset sinc strong partial excit gate g excit one nonempti cset one migs und tectabl remain four migs g detect least two vector tabl 1 impli arbitrari vector detect three gs five migs therefor appli least three test vector g g control one vector one vector respons observ two detect detect migs lead follow result theorem 2 gate circuit either fulli excit strong partial excit test set 2 shown tabl detect detect gse circuit analysi 2 show verifi weak partial excit gate appli pattern 3 shown tabl 2 sinc alway assert gate design test fulli excit strong partial excit may appli pattern 3 detect gse note test set gener gse assum gate weak partial excit detect gse circuit hand test set gener gse assum gate fulli excit strong partial excit may detect gse complet test set ssl fault guarante detect sigs 3 test migs also cover mani sigs circuit sslirredund contain undetect ssl fault theorem 3 complet test set migs sslirr dundant circuit also complet test set sigs circuit line except input fanout produc v input everi nand gate v null input everi gate respons observ theorem conclud detect sigs ensur test set 2 3 1 experi show test set 3 detect sigs one consid benchmark circuit 23 gate count error gce distinguish two type gate count error extrag error missingg error extrag design error ege defin insert gate g input taken n input gate g feed output g g consequ number input gate g becom repres ege eggg easi see egandand egandnand egoror egornor egxorxor egxorxnor undetect redund explicit test gener ege need due follow theorem theorem 4 complet test set gse also complet test set ege ege also detect complet test set ssl fault guarante complet test set ssl fault circuit figur 2 000 100 001 010 test set detect xor gate extra gate need vector 011 tabl 2 test vector requir verifi ninput fulli excit gate gate fanin n test set test set test set 3 odd v v odd even even v null v odd even even even even even v null v even v v null v odd v even even v null v even even xnor even even even v null v even v odd even even figur exampl show ege detect complet test set ssl fault e c missingg design error mge defin remov gate g input feed ninput gate g chang input g input g see figur 3 consequ number input g becom repres mge mggg extrag case error mgand mgand nand mgor mgor mgxorxor mgxorxnor undetect consid problem find minim set vector detect mge ninput gate g mggg insert gate g shown figur 4 g chosen function circuit chang exampl g nand g gate detect gse gg order detect mggg theorem 5 test set suffici nearminim detect mge ninput fulli excit nand xor xnor respect test set given theorem one test minimum exampl 11member test set gener mge 4input nand gate g 1111 1110 1101 1011 0111 1100 1010 1001 0110 0101 0011 one test 1110 1101 1011 0111 drop still detect mge howev mge g detect fewer 10 vector gener theorem 5 give nearminim test set ninput fulli excit gate easi prove test set detect mge ninput partial excit gate high probabl 24 input count error ice wrong input error wie input count error ice classifi extra input miss input error extra input design error eie defin replac ninput gate input gate addit input connect arbitrari signal circuit miss input design error mie defin replac ninput gate input gate input connect arbitrari subset origin n input repres eie gate g eieg e extra input repres mie gate g mimg sourc miss input test eie given input nand gate input must set 0 activ error input must forc 1 gate output signal must propag primari output exactli requir test stuckat1 fault input gate question similarli test eie input x gate test stuckat0 fault x test mie gate g input g set 1 signal consid miss set 0 gs output signal propag primari output restrict test stuckat0 output g similarli test mie nand restrict test gate output stuckat1 stuckat1 stuckat0 respect forego test complet nand gate henc complet test set ice given circuit detect ssl fault nand gate complet test set ice also detect ssl fault affect xor xnor gate exampl test eie input xor xnor gate equival test stuckat0 fault input wrong input error wie defin connect gate input wrong signal sourc repres wie gate g wiuwg u wrong input gate w correct input vector v detect wiuwg must set u w opposit valu propag signal u primari output wie appear second common design erroraround 17 error report 7 relationship mie wie state follow theorem theorem 6 complet test set mie gate type nand complet test set wie gate practic rare find complet test set mie fact given mixg redund impli wiuxg redund everi u also complet test set mie guarante detect wie xor xnor buf gate henc conclud test set mie cover wie number ice wie circuit largeapproxim ok 2 k number distinct signal circuit henc use simul extract error detect test set ssl gse mge complet test set ssl fault gse mge respec tive fact eie detect test set ssl fault alon 3 henc gener test undetect mie wie experiment result show mie wie detect set basic question concern mie wie sourc miss wrong input must depend erron gate output otherwis circuit becom sequenti error make combin circuit sequenti detect level procedur 2 coverag relationship variou design error summar follow complet test set migs miss correct circuit erron circuit g g g figur 3 missingg design error mge gate g g g figur 4 reduc problem detect mge detect gse detect ege hand complet test set ssl fault detect eie sigs complet test set mie mge wie guarante detect error type exampl test mie detect mani necessarili ssl fault 25 design error redund note earlier design error undetect abl lead type redund quit differ previous studi 8 definit 4 gate g circuit c redund input function implement c chang proper subset input g remov circuit c call giirredund gate c redund input giredund impli sslredund exampl 5input xor input connect sourc giredund sslirredund simi larli sslredund impli giredund exampl buffer whose input connect ground sslredund giirredund redund design error one test vector exist exampl substitut xnor gate g 3 figur 1 detect input vector henc migs g 3 xnor redund follow theorem character redund gse theorem 7 giirredund sslirredund circuit c follow hold 1 c redund sigs 2 gg redund migs everi migs g irredund vice versa corollari 1 gate giirredund sslirr dundant circuit c restrict nand buf c redund gse number gate redund migs circuit c vari circuit structur type gate c exampl fanoutfre circuit redund gse hand 2input exclusiveor implement use four 2input nand gate four possibl redund migs nand gate replac xor without affect overal exclusiveor function 3 test gener section describ test gener method design error order use standard atpg tool map design error ssl fault map process consist modifi circuit netlist inject predefin set ssl fault test set gener ssl fault modifi netlist detect design error origin netlist map migs mge ssl fault gate origin netlist replac function equival circuit call gate replac modul care select ssl fault inject gate replac modul test inject fault forc input gate vector one set requir verifi gate cover possibl migs circuit must assum gate weak partial excit consid exampl replac modul shown figur 5 fault c stuckat0 stuckat0 e stuckat0 forc input replac modul v null v odd v respect input pattern determin gate circuit correct ie presenc migs gate detect gate replac modul migs mge gate type design systemat similar way gener requir met gate replac modul mg gate g follow function mg must g test inject ssl fault mg must forc input g certain vector need verifi g inject ssl fault must sensitiz output mg inject ssl fault mg detect vector must detect vector v requir simplifi detect inject ssl fault test gener lead smaller test set map migs mge ssl fault manytoon detect given set inject ssl fault detect larger set migs mge exampl detect three ssl fault figur 5 detect five migs onetoon correspond net error eie mie wie ssl fault map eie ssl fault simpl detect whether nand gate input x extra need set x 0 set everi input 1 propag gate output signal primari output test x stuckat1 also test extra input xor xnor gate test input stuck at1 requir detect mie wie perform insert map circuit call net attach modul shown figur 6 let c c circuit obtain ad net attach modul follow requir must met g xor xnor figur 5 replac modul detect gse 2input gate c e stuckat0 equival circuit miss input wrong input correct input c e f z design error net attach modul c e design error equival circuit e f z net attach modul figur 6 map mie wie ssl fault function circuit c must c test inject ssl fault net attach modul must detect mie wie inject ssl fault must sensitiz net attach modul typic design net attach modul mie shown figur 7a g 2 nand g 1 must xnor fault p stuckat1 inject hand g 2 gate xor xnor g 1 must xor fault p stuckat0 inject case output g 2 independ z henc function circuit chang also ssl fault sensitiz output net attach modul vector test detect mimg 2 typic design net attach modul wie shown figur 7b output net attach modul henc circuit function preserv test p stuckat0 forc oppos valu henc correspond wie detect test overal verif process divid two phase first phase check gate error migs mge shown figur 8 second phase perform error simul net error mie wie gener test undetect one flowchart phase 2 similar phase 1 complet coverag net error may requir sever iter phase 2 check model error implement found match function specif conclud high confid circuit correct design 4 experiment result section describ experi perform support preced analysi experi use atpg tool determin capabl given test set detect design error ssl fault develop errorfault simul esim simul use parallelpattern evalu critic path trace techniqu 2 simul circuit multipl vector concurr determin detect errorsfault without explicit simul errorfault circuit use throughout experi isca 85 benchmark 10 standard ttl circuit 11 note circuit except c432 c499 sslirredun dant conduct preliminari experi determin coverag design error use complet test set detect ssl fault result tabl 3 show complet test set ssl fault guarante detect sigs eie confirm result 3 detect design error guarante like detect test set exercis net circuit next experi concern gener almost complet test set design error use method describ previou section gener test vector target indic error modifi netlist suppli atalanta test set gener z net attach net attach b figur 7 net attach modul mie b wie modul modul simul spec function netlist function simul logic stop phase 2 gse mge test netlist modifi netlist test netlist modifi netlist test test vector agre start figur 8 first phase design verif process compar fault tabl 3 percentag design error detect use complet test set ssl fault circuit test set size detd fault detect gse detect gce detect ice detd wie c432 46 992 1000 893 1000 955 986 713 964 c432nr 44 1000 1000 891 1000 955 1000 731 969 c499nr 52 1000 1000 979 462 938 1000 888 989 74181 74283 12 1000 1000 913 1000 841 1000 745 922 tabl 4 percentag error detect use gener test circuit test target gse test target mge simul mie wie use test set size detd migs detd sigs detd ege test set size detd mge test set size detd mie detd wie c432nr c499nr 43 984 133 932 997 74181 15 985 1000 889 36 99 gener test set evalu use simul find coverag gse shown tabl 4 sinc test migs cover ege theorem 4 result detect ege shown tabl 4 coverag mge use gener test set also shown tabl 4 test mie wie perform error detect error simul use set coverag eie shown tabl 3 complet test set ssl fault detect eie error simul result mie wie also appear tabl 4 test gener use remain undetect mie wie error simul report larg percentag error redund ad gener test coverag mie wie improv shown tabl 5 coverag design error use gener test set quit high 80100 case confid irredund design error detect explor analyz circuit 7485 74181 74283 found migs ege detect test set redund henc test set cover 100 detect migs ege difficult compar coverag result obtain paper relat work literatur follow reason 1 differ error model use 2 test set size miss result 6 3 standard benchmark use prior work moreov cpu time accur compar run sun workstat esim run ibm pc cpu time found rang second minut case conclus present method verifi logic circuit use standard simul atpg tool show common design error readili map ssl fault present systemat method perform map experiment result show complet test set ssl fault detect almost detect error test set design error small size provid high coverageth percentag detect design error model error detect redund greater 90 benchmark circuit experi also show fraction redund design error signific practic circuit even circuit ssl irredund exampl 116 migs 7485 compar circuit undetect design verif method directli applic gatelevel sequenti circuit need sequenti atpg tool give test set ssl fault high cov erag extend verif method highlevel circuit well gatelevel design error diagno si extens easili perform use bddbase design verif method high memori requir independ design structur represent stress design verif method use atpg tool requir modif test gener program ensur full detect design error inject ssl fault modifi netlist appli atpg program therefor futur improv atpg tool extend directli design error detect acknowledg wish thank krishnendu chakrabarti mark hansen help comment r formal verif hardwar design digit system test testabl design logic design verif via test gener exhaust simul need requir exponenti number test design verif use univers test set simul autom system sa concept implement result quantifi design qualiti design experi properti irredund logic net work gener test pattern combin circuit neutral netlist 10 combin benchmark circuit target translat fortran ttl logic data book tr formal verif hardwar design quantifi design qualiti design experi ctr huang kwangt cheng kuangchien chen juinyeu joseph lu faultsimul base design error diagnosi sequenti circuit proceed 35th annual confer design autom p632637 june 1519 1998 san francisco california unit state kypro constantinid stephen plaza jason blome valeria bertacco scott mahlk todd austin bin zhang michael orshanski architect reliabl cmp switch architectur acm transact architectur code optim taco v4 n1 p2e march 2007 hussain alasaad john p hay logic design valid via simul automat test pattern gener journal electron test theori applic v16 n6 p575589 dec 2000 van campenhout h alasaad j p hay mudg r b brown highlevel design verif microprocessor via error model acm transact design autom electron system toda v3 n4 p581599 oct 1998 tao lv jianp fan xiaowei li lingyi liu observ statement coverag base dynam factor usedefinit chain function verif journal electron test theori applic v22 n3 p273285 june 2006 katarzyna radecka zeljko zilic design verif test vector arithmet transform univers test set ieee transact comput v53 n5 p628640 may 2004 david van campenhout trevor mudg john p hay highlevel test gener design verif pipelin microprocessor proceed 36th acmiee confer design autom p185188 june 2125 1999 new orlean louisiana unit state wei lu xiutao yang tao lv xiaowei li effici evalu vector gener method observabilityenhanc statement coverag journal comput scienc technolog v20 n6 p875884 novemb 2005 jian shen jacob abraham rtl abstract techniqu processor microarchitecturevalid test gener journal electron test theori applic v16 n12 p6781 febapril 2000