#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jul 31 10:09:10 2024
# Process ID: 29116
# Current directory: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s
# Command line: vivado -mode batch -source system_project.tcl
# Log file: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/vivado.log
# Journal file: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/vivado.jou
# Running On: DESKTOP-QC14QP2, OS: Linux, CPU Frequency: 2592.007 MHz, CPU Physical cores: 6, Host memory: 8215 MB
#-----------------------------------------------------------
source system_project.tcl
# source ../../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../"]]
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_GHDL_DIR)] {
##   set ad_ghdl_dir [file normalize $::env(ADI_GHDL_DIR)]
## }
## set required_vivado_version "2023.2"
## if {[info exists ::env(REQUIRED_VIVADO_VERSION)]} {
##   set required_vivado_version $::env(REQUIRED_VIVADO_VERSION)
## } elseif {[info exists REQUIRED_VIVADO_VERSION]} {
##   set required_vivado_version $REQUIRED_VIVADO_VERSION
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## if {![info exists REQUIRED_QUARTUS_VERSION]} {
##   set REQUIRED_QUARTUS_VERSION "23.2.0"
## }
## set required_lattice_version "2023.2"
## if {[info exists ::env(REQUIRED_LATTICE_VERSION)]} {
##   set required_lattice_version $::env(REQUIRED_LATTICE_VERSION)
## } elseif {[info exists REQUIRED_LATTICE_VERSION]} {
##   set required_lattice_version $REQUIRED_LATTICE_VERSION
## }
## proc get_env_param {name default_value} {
##   if [info exists ::env($name)] {
##     puts "Getting from environment the parameter: $name=$::env($name) "
##     return $::env($name)
##   } else {
##     return $default_value
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_project_xilinx.tcl
## if {[info exists ::env(ADI_USE_OOC_SYNTHESIS)]} {
##   if {[string equal $::env(ADI_USE_OOC_SYNTHESIS) n]} {
##      set ADI_USE_OOC_SYNTHESIS 0
##   } else {
##      set ADI_USE_OOC_SYNTHESIS 1
##   }
## } elseif {![info exists ADI_USE_OOC_SYNTHESIS]} {
##    set ADI_USE_OOC_SYNTHESIS 1
## }
## if {![info exists ::env(ADI_MAX_OOC_JOBS)]} {
##   set ADI_MAX_OOC_JOBS 4
## } else {
##   set ADI_MAX_OOC_JOBS $::env(ADI_MAX_OOC_JOBS)
## }
## set ADI_USE_INCR_COMP 1
## set ADI_POWER_OPTIMIZATION 0
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set p_prcfg_init ""
## set p_prcfg_list ""
## set p_prcfg_status ""
## proc adi_project {project_name {mode 0} {parameter_list {}} } {
## 
##   set device ""
##   set board ""
## 
##   # Determine the device based on the board name
##   if [regexp "_ac701" $project_name] {
##     set device "xc7a200tfbg676-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *ac701*] end]
##   }
##   if [regexp "_kc705" $project_name] {
##     set device "xc7k325tffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kc705*] end]
##   }
##   if [regexp "_vc707" $project_name] {
##     set device "xc7vx485tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc707*] end]
##   }
##   if [regexp "_vcu118" $project_name] {
##     set device "xcvu9p-flga2104-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu118*] end]
##   }
##   if [regexp "_vcu128" $project_name] {
##     set device "xcvu37p-fsvh2892-2L-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vcu128:part0*] end]
##   }
##   if [regexp "_kcu105" $project_name] {
##     set device "xcku040-ffva1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kcu105*] end]
##   }
##   if [regexp "_zed" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zed*] end]
##   }
##   if [regexp "_coraz7s" $project_name] {
##     set device "xc7z007sclg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_microzed" $project_name] {
##     set device "xc7z010clg400-1"
##     set board "not-applicable"
##   }
##   if [regexp "_zc702" $project_name] {
##     set device "xc7z020clg484-1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc702*] end]
##   }
##   if [regexp "_zc706" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zc706*] end]
##   }
##   if [regexp "_mitx045" $project_name] {
##     set device "xc7z045ffg900-2"
##     set board "not-applicable"
##   }
##   if [regexp "_zcu102" $project_name] {
##     set device "xczu9eg-ffvb1156-2-e"
##     set board [lindex [lsearch -all -inline [get_board_parts] *zcu102*] end]
##   }
##   if [regexp "_vmk180_es1" $project_name] {
##     enable_beta_device xcvm*
##     xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
##     xhub::install [xhub::get_xitems xilinx.com:xilinx_board_store:vmk180_es:*] -quiet
##     set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
##     set device "xcvm1802-vsva2197-2MP-e-S-es1"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180_es*] end]
##   }
##   if [regexp "_vmk180" $project_name] {
##     set device "xcvm1802-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vmk180*] end]
##   }
##   if [regexp "_vck190" $project_name] {
##     set device "xcvc1902-vsva2197-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vck190*] end]
##   }
##   if [regexp "_vpk180" $project_name] {
##     set device "xcvp1802-lsvc4072-2MP-e-S"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vpk180*] end]
##   }
##   if [regexp "_vc709" $project_name] {
##     set device "xc7vx690tffg1761-2"
##     set board [lindex [lsearch -all -inline [get_board_parts] *vc709*] end]
##   }
##   if [regexp "_kv260" $project_name] {
##     set device "xck26-sfvc784-2LV-c"
##     set board [lindex [lsearch -all -inline [get_board_parts] *kv260*] end]
##   }
## 
##   adi_project_create $project_name $mode $parameter_list $device $board
## }
## proc adi_project_create {project_name mode parameter_list device {board "not-applicable"}}  {
## 
##   global ad_hdl_dir
##   global ad_ghdl_dir
##   global ad_project_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global required_vivado_version
##   global IGNORE_VERSION_CHECK
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_USE_INCR_COMP
##   global use_smartconnect
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   ## update the value of $p_device only if it was not already updated elsewhere
##   if {$p_device eq "none"} {
##     set p_device $device
##   }
##   set p_board $board
## 
##   set use_smartconnect 1
##   if [regexp "^xc7z" $p_device] {
##     # SmartConnect has higher resource utilization and worse timing closure on older families
##     set use_smartconnect 0
##   }
## 
##   if [regexp "^xc7z" $p_device] {
##     set sys_zynq 1
##   } elseif [regexp "^xck26" $p_device] {
##     set sys_zynq 2
##   } elseif [regexp "^xczu" $p_device]  {
##     set sys_zynq 2
##   } elseif [regexp "^xcv\[ecmph\]" $p_device]  {
##     set sys_zynq 3
##   } else {
##     set sys_zynq 0
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {$IGNORE_VERSION_CHECK} {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##     }
##   } else {
##     if {[string compare $VIVADO_VERSION $required_vivado_version] != 0} {
##       puts -nonewline "ERROR: vivado version mismatch; "
##       puts -nonewline "expected $required_vivado_version, "
##       puts -nonewline "got $VIVADO_VERSION.\n"
##       puts -nonewline "This ERROR message can be down-graded to CRITICAL WARNING by setting ADI_IGNORE_VERSION_CHECK environment variable to 1. Be aware that ADI will not support you, if you are using a different tool version.\n"
##       exit 2
##     }
##   }
## 
##    if {[info exists ::env(ADI_MATLAB)]} {
##     set ADI_MATLAB 1
##     set actual_project_name "$ad_hdl_dir/vivado_prj"
##     if {$mode != 0} {
##         puts -nonewline "MATLAB builds do not support mode 2"
##         exit 2
##     }
##   } else {
##     set ADI_MATLAB 0
##   }
## 
##   if {$mode == 0} {
##      set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##      if {$ADI_MATLAB == 0} {
##        create_project ${actual_project_name} . -part $p_device -force
##      }
##   } else {
##     set project_system_dir "${actual_project_name}.srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir ${actual_project_name}.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   if {$ADI_MATLAB == 0} {
##     set lib_dirs $ad_hdl_dir/library
##   } else {
##     set lib_dirs [get_property ip_repo_paths [current_fileset]]
##      lappend lib_dirs $ad_hdl_dir/library
##   }
##   if {[info exists ::env(ADI_GHDL_DIR)]} {
##     if {$ad_hdl_dir ne $ad_ghdl_dir} {
##       lappend lib_dirs $ad_ghdl_dir/library
##     }
##   }
## 
##   # Set a common IP cache for all projects
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     if {[file exists $ad_hdl_dir/ipcache] == 0} {
##       file mkdir $ad_hdl_dir/ipcache
##     }
##     config_ip_cache -import_from_project -use_cache_location $ad_hdl_dir/ipcache
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
## 
##   if {![info exists ::env(ADI_DISABLE_MESSAGE_SUPPRESION)]} {
##     source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
##   }
## 
##   ## In Vivado there is a limit for the number of warnings and errors which are
##   ## displayed by the tool for a particular error or warning; the default value
##   ## of this limit is 100.
##   ## Overrides the default limit to 2000.
##   set_param messaging.defaultLimit 2000
## 
##   # Set parameters of the top level file
##   # Make the same parameters available to system_bd.tcl
##   set proj_params [get_property generic [current_fileset]]
##   foreach {param value} $parameter_list {
##     lappend proj_params $param=$value
##     set ad_project_params($param) $value
##   }
##   set_property generic $proj_params [current_fileset]
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     set_property synth_checkpoint_mode Hierarchical [get_files  $project_system_dir/system.bd]
##   } else {
##     set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   }
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     export_ip_user_files -of_objects [get_files  $project_system_dir/system.bd] -no_script -sync -force -quiet
##     create_ip_run [get_files  $project_system_dir/system.bd]
##   }
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "${actual_project_name}.data/$project_name.hwdef"
##   }
## 
##   if {$ADI_USE_INCR_COMP == 1} {
##     if {[file exists ./reference.dcp]} {
##       set_property incremental_checkpoint ./reference.dcp [get_runs impl_1]
##     }
##   }
## 
## }
## proc adi_project_files {project_name project_files} {
## 
##   foreach pfile $project_files {
##     if {[string range $pfile [expr 1 + [string last . $pfile]] end] == "xdc"} {
##       add_files -norecurse -fileset constrs_1 $pfile
##     } elseif [regexp "_constr.tcl" $pfile] {
##       add_files -norecurse -fileset sources_1 $pfile
##     } else {
##       add_files -norecurse -fileset sources_1 $pfile
##     }
##   }
## 
##   # NOTE: top file name is always system_top
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
## 
##   global ad_project_dir
##   global ADI_POWER_OPTIMIZATION
##   global ADI_USE_OOC_SYNTHESIS
##   global ADI_MAX_OOC_JOBS
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##     set ad_project_dir ""
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##     set ad_project_dir "$::env(ADI_PROJECT_DIR)"
##   }
##   if {[info exists ::env(ADI_SKIP_SYNTHESIS)]} {
##     puts "Skipping synthesis"
##     return
##   }
## 
##   if {$ADI_USE_OOC_SYNTHESIS == 1} {
##     launch_runs -jobs $ADI_MAX_OOC_JOBS system_*_synth_1 synth_1
##   } else {
##     launch_runs synth_1
##   }
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file ${ad_project_dir}timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   set_param board.repoPaths [get_property LOCAL_ROOT_DIR [xhub::get_xstores xilinx_board_store]]
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -warn_on_violation -file ${ad_project_dir}timing_impl.log
## 
##   if {[info exists ::env(ADI_GENERATE_UTILIZATION)]} {
##     set csv_file ${ad_project_dir}resource_utilization.csv
##     if {[ catch {
##       xilinx::designutils::report_failfast -csv -file $csv_file -transpose -no_header -ignore_pr -quiet
##       set MMCM [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *MMCM* }]]
##       set PLL [llength [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ *PLL* }]]
##       set worst_slack_setup [get_property SLACK [get_timing_paths -setup]]
##       set worst_slack_hold [get_property SLACK [get_timing_paths -hold]]
## 
##       set fileRead [open $csv_file r]
##       set lines [split [read $fileRead] "\n"]
##       set names_line [lindex $lines end-3]
##       set values_line [lindex $lines end-2]
##       close $fileRead
## 
##       set fileWrite [open $csv_file w]
##       puts $fileWrite "$names_line,MMCM*,PLL*,Worst_Setup_Slack,Worst_Hold_Slack"
##       puts $fileWrite "$values_line,$MMCM,$PLL,$worst_slack_setup,$worst_slack_hold"
##       close $fileWrite
##       } issue ] != 0 } {
##         puts "GENERATE_REPORTS: tclapp::xilinx::designutils not installed"
##       }
## 
##       # Define a list of IPs for which to generate report utilization
##       set IP_list {
##         ad_ip_jesd_204_tpl_adc
##         ad_ip_jesd_204_tpl_dac
##         axi_jesd204_rx
##         axi_jesd204_tx
##         jesd204_rx
##         jesd204_tx
##         axi_adxcvr
##         util_adxcvr
##         axi_dmac
##         util_cpack2
##         util_upack2
##       }
## 
##       foreach IP_name $IP_list {
## 	set output_file ${ad_project_dir}${IP_name}_resource_utilization.log
##         file delete $output_file
##         foreach IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $IP_name || REF_NAME =~ $IP_name " ] {
##           report_utilization -hierarchical -hierarchical_depth 1 -cells $IP_instance -file $output_file -append -quiet
##           report_property $IP_instance -file $output_file -append -quiet
##           set report_file [ open $output_file a ]
##           puts $report_file "\n\n\n"
##           close $report_file
##         }
##       }
##     } else {
##     puts "GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set"
##   }
## 
##   ## Extract IP ports and their properties
## 
##   if {[info exists ::env(ADI_EXTRACT_PORTS)]} {
## 
##     set p_output_file ports_properties.txt
## 
##     # Define a list of IPs for which to generate the ports properties and nets report
##     set P_IP_list {
##       util_wfifo
##       util_rfifo
##       util_cpack2
##       util_upack2
##       ad_ip_jesd204_tpl_adc
##       ad_ip_jesd204_tpl_dac
##       rx_fir_decimator
##       tx_fir_interpolator
##       axi_ad9361
##       axi_adrv9009
##     }
## 
##     set fileWrite [open $p_output_file w]
## 
##     foreach P_IP_name $P_IP_list {
##       foreach P_IP_instance [ get_cells -quiet -hierarchical -filter " ORIG_REF_NAME =~ $P_IP_name || REF_NAME =~ $P_IP_name " ] {
##         set P_IP_instance_name [regsub -all {i_system_wrapper\/system_i\/} $P_IP_instance {}]
## 	if { [regexp {adc_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/adc_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } elseif { [regexp {dac_tpl_core} $P_IP_instance_name] } {
##             set P_IP_INST  [regsub -all {\/dac_tpl_core/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         } else {
##             set P_IP_INST  [regsub -all {\/inst} $P_IP_instance_name {}]
##             puts "$P_IP_INST\n"
##         }
##         puts $fileWrite "\n$P_IP_INST properties: \n"
##         set list_of_IP_ports [ get_bd_pins -of_objects [get_bd_cells $P_IP_INST]]
##         foreach IP_port $list_of_IP_ports {
##           set pin_direction [get_property DIR [get_bd_pins $IP_port]]
##           set pin_path [get_property PATH [get_bd_pins $IP_port]]
##           set pin_path_name  [regsub {\/} $pin_path {}]
##           set left [get_property LEFT [get_bd_pins $IP_port]]
##           set right [get_property RIGHT [get_bd_pins $IP_port]]
##           puts $fileWrite "direction $pin_direction \nMSB $left \nLSB $right \nname $pin_path_name"
##           set net_info [get_bd_nets -of_objects [get_bd_pins $IP_port]]
##           set net_name  [regsub -all {\/} $net_info {}]
##           puts $fileWrite "net $net_name\n"
##         }
##       }
##     }
##     close $fileWrite
## 
##   } else {
##   puts "GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set"
##   }
## 
##   if {[info exists ::env(ADI_GENERATE_XPA)]} {
##     set csv_file ${ad_project_dir}power_analysis.csv
##     set Layers "8to11"
##     set CapLoad "20"
##     set ToggleRate "15.00000"
##     set StatProb "0.500000"
## 
##     set_load $CapLoad [all_outputs]
##     set_operating_conditions -board_layers $Layers
##     set_switching_activity -default_toggle_rate $ToggleRate
##     set_switching_activity -default_static_probability $StatProb
##     set_switching_activity -type lut -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type shift_register -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type lut_ram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type dsp -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_rxdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type gt_txdata -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_output -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type bram_wr_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     set_switching_activity -type io_bidir_enable -toggle_rate $ToggleRate -static_probability $StatProb -all
##     report_power -file $csv_file
## 
##     set fileRead [open $csv_file r]
##     set filecontent [read $fileRead]
##     set input_list [split $filecontent "\n"]
## 
##     set TextList [lsearch -all -inline $input_list "*Total On-Chip Power (W)*"]
##     set on_chip_pwr "[lindex [lindex $TextList 0] 6] W"
##     set TextList [lsearch -all -inline $input_list "*Junction Temperature (C)*"]
##     set junction_temp "[lindex [lindex $TextList 0] 5] *C"
##     close $fileRead
## 
##     set fileWrite [open $csv_file w]
##     puts $fileWrite "On-chip_power,Junction_temp"
##     puts $fileWrite "$on_chip_pwr,$junction_temp"
##     close $fileWrite
##   } else {
##     puts "GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set"
##   }
## 
##   # Look for undefined clocks which do not show up in the timing summary
##   set timing_check [check_timing -override_defaults no_clock -no_header -return_string]
##   if {[regexp { (\d+) register} $timing_check -> num_regs]} {
## 
##     if {[info exist num_regs]} {
##       if {$num_regs > 0} {
##         puts "CRITICAL WARNING: There are $num_regs registers with no clocks !!! See no_clock.log for details."
##         check_timing -override_defaults no_clock -verbose -file ${ad_project_dir}no_clock.log
##       }
##     }
## 
##   } else {
##     puts "CRITICAL WARNING: The search for undefined clocks failed !!!"
##   }
## 
##   file mkdir ${actual_project_name}.sdk
## 
##   set timing_string $[report_timing_summary -return_string]
##   if { [string match "*VIOLATED*" $timing_string] == 1 ||
##        [string match "*Timing constraints are not met*" $timing_string] == 1} {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top_bad_timing.xsa
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   } else {
##     write_hw_platform -fixed -force  -include_bit -file ${actual_project_name}.sdk/system_top.xsa
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
##   global ad_project_dir
## 
##   if {![info exists ::env(ADI_PROJECT_DIR)]} {
##     set actual_project_name $project_name
##   } else {
##     set actual_project_name "$::env(ADI_PROJECT_DIR)${project_name}"
##   }
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   # checkpoint for the default design
##   global p_prcfg_init
##   # list of checkpoints with all the PRs integrated into the default design
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "${actual_project_name}.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## package require math
## set sys_cpu_interconnect_index 0
## set sys_hpc0_interconnect_index -1
## set sys_hpc1_interconnect_index -1
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set sys_mem_clk_index 0
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## set use_smartconnect 1
## proc ad_ip_instance {i_ip i_name {i_params {}}} {
## 
##   set cell [create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}]
##   if {$i_params != {}} {
##     set config {}
##     # Add CONFIG. prefix to all config options
##     foreach {k v} $i_params {
##       lappend config "CONFIG.$k" $v
##     }
##     set_property -dict $config $cell
##   }
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect_int_class {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   # All ports can be handled as pins
##   # if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   # if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   if {!($m_name eq "")} {
##     return [get_property CLASS $m_name]
##   }
## 
##   if {$p_name eq "GND" || $p_name eq "VCC"} {
##     return "const"
##   }
## 
##   return "newnet"
## }
## proc ad_connect_int_get_const {name width} {
##   switch $name {
##     GND {
##       set value 0
##     }
##     VCC {
##       set value [expr (1 << $width) - 1]
##     }
##     default {
##       error "ERROR: ad_connect_int_get_const: Unhandled constant name $name"
##     }
##   }
## 
##   set cell_name "$name\_$width"
## 
##   set cell [get_bd_cells -quiet $cell_name]
##   if {$cell eq ""} {
##     # Create new constant source
##     ad_ip_instance xlconstant $cell_name
##     set cell [get_bd_cells -quiet $cell_name]
##     set_property CONFIG.CONST_WIDTH $width $cell
##     set_property CONFIG.CONST_VAL $value $cell
##   }
## 
##   return $cell
## }
## proc ad_connect_int_width {obj} {
##   if {$obj eq ""} {
##     error "ERROR: ad_connect_int_width: No object provided."
##   }
## 
##   set classname [get_property -quiet CLASS $obj]
##   if {$classname eq ""} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of class-less object: $obj"
##   }
##   if {[string first intf $classname] != -1} {
##     error "ERROR: ad_connect_int_width: Cannot determine width of interface object: $obj ($classname)"
##   }
## 
##   if {([get_property -quiet LEFT $obj] eq "") || ([get_property -quiet RIGHT $obj] eq "")} {
##     return 1
##   }
## 
##   set left [get_property LEFT $obj]
##   set right [get_property RIGHT $obj]
## 
##   set high [::math::max $left $right]
##   set low [::math::min $left $right]
## 
##   return [expr {1 + $high - $low}]
## }
## proc ad_connect {name_a name_b} {
##   set type_a [ad_connect_int_class $name_a]
##   set type_b [ad_connect_int_class $name_b]
## 
##   set obj_a [ad_connect_type $name_a]
##   set obj_b [ad_connect_type $name_b]
## 
##   if {!([string first intf $type_a]+1) != !([string first intf $type_b]+1)} {
##     error "ERROR: ad_connect: Cannot connect non-interface to interface: $name_a ($type_a) <-/-> $name_b ($type_b)"
##   }
## 
##   switch $type_a,$type_b {
##     newnet,newnet {
##       error "ERROR: ad_connect: Cannot create connection between two new nets: $name_a <-/-> $name_b"
##     }
##     const,const {
##       error "ERROR: ad_connect: Cannot connect constant to constant: $name_a <-/-> $name_b"
##     }
##     bd_net,bd_net -
##     bd_intf_net,bd_intf_net {
##       error "ERROR: ad_connect: Cannot connect (intf) net to (intf) net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     bd_net,newnet -
##     newnet,bd_net {
##       error "ERROR: ad_connect: Cannot connect existing net to new net: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##     const,newnet -
##     newnet,const {
##       error "ERROR: ad_connect: Cannot connect new network to constant, instead you should connect to the constant directly: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
## 
##     bd_pin,bd_pin {
##       connect_bd_net $obj_a $obj_b
##       puts "connect_bd_net $obj_a $obj_b"
##       return
##     }
##     bd_net,bd_pin {
##       connect_bd_net -net $obj_a $obj_b
##       puts "connect_bd_net -net $obj_a $obj_b"
##       return
##     }
##     bd_pin,bd_net {
##       connect_bd_net -net $obj_b $obj_a
##       puts "connect_bd_net -net $obj_b $obj_a"
##       return
##     }
##     bd_pin,newnet {
##       connect_bd_net -net $name_b $obj_a
##       puts "connect_bd_net -net $name_b $obj_a"
##       return
##     }
##     newnet,bd_pin {
##       connect_bd_net -net $name_a $obj_b
##       puts "connect_bd_net -net $name_a $obj_b"
##       return
##     }
##     bd_intf_pin,bd_intf_pin {
##       connect_bd_intf_net $obj_a $obj_b
##       puts "connect_bd_intf_net $obj_a $obj_b"
##       return
##     }
##     const,bd_pin -
##     const,bd_net {
##       # Handled after the switch statement
##     }
##     bd_net,const -
##     bd_pin,const {
##       # Swap vars
##       set tmp $obj_a
##       set obj_a $obj_b
##       set obj_b $tmp
##       set tmp $name_a
##       set name_a $name_b
##       set name_b $tmp
##       # Handled after the switch statement
##     }
##     default {
##       error "ERROR: ad_connect: Cannot connect, case unhandled: $name_a ($type_a) <-/-> $name_b ($type_b)"
##     }
##   }
## 
##   # Continue working on nets that connect to constant. obj_b is the net/pin
##   set width [ad_connect_int_width $obj_b]
##   set cell [ad_connect_int_get_const $name_a $width]
##   connect_bd_net [get_bd_pin $cell/dout] $obj_b
##   puts "connect_bd_net [get_bd_pin $cell/dout] $obj_b"
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}} {link_clk {}} {device_clk {}} {num_of_max_lanes -1} {partial_lane_map {}} {connect_empty_lanes 1}} {
## 
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
##   set xcvr_type [get_property CONFIG.XCVR_TYPE [get_bd_cells $u_xcvr]]
## 
##   set link_mode_u [get_property CONFIG.LINK_MODE [get_bd_cells $u_xcvr]]
##   set link_mode_a [get_property CONFIG.LINK_MODE [get_bd_cells $a_xcvr]]
## 
##   if {$link_mode_u != $link_mode_a} {
##      puts "CRITICAL WARNING: LINK_MODE parameter mismatch between $u_xcvr ($link_mode_u) and $a_xcvr ($link_mode_a)"
##   }
##   set link_mode $link_mode_u
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   if {$jesd204_type == 0} {
##     set num_of_links [get_property CONFIG.NUM_LINKS [get_bd_cells $a_jesd/$txrx]]
##   } else {
##     set num_of_links 1
##   }
## 
##   set no_of_lanes [get_property CONFIG.NUM_LANES [get_bd_cells $a_jesd/$txrx]]
##   set max_no_of_lanes $no_of_lanes
## 
##   if {$num_of_max_lanes != -1} {
##     set max_no_of_lanes $num_of_max_lanes
##   }
##   create_bd_port -dir I $m_sysref
##   create_bd_port -from [expr $num_of_links - 1] -to 0 -dir ${ctrl_dir} $m_sync
## 
##   set use_2x_clk 0
##   if {$link_clk == {}} {
##     # For 204C modes on GTH a 2x clock is required to drive the PCS
##     # In such case set the xcvr out clock to be the double of the lane rate/66(40)
##     # and use the secondary div2 clock output for the link clock
##     if {$link_mode == 2 && ($xcvr_type == 5 || $xcvr_type == 8)} {
##       set link_clk ${u_xcvr}/${txrx}_out_clk_div2_${index}
##       set link_clk_2x ${u_xcvr}/${txrx}_out_clk_${index}
##       set use_2x_clk 1
##     } else {
##       if {$partial_lane_map != {}} {
##         set cur_index [lindex $partial_lane_map $index]
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${cur_index}
##       } else {
##         set link_clk ${u_xcvr}/${txrx}_out_clk_${index}
##       }
##     }
##     set rst_gen [regsub -all "/" ${a_jesd}_rstgen "_"]
##     set create_rst_gen 1
##   } else {
##     set rst_gen ${link_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {$device_clk == {}} {
##     set device_clk $link_clk
##   } else {
##     set rst_gen ${device_clk}_rstgen
##     # Only create one reset gen per clock
##     set create_rst_gen [expr {[get_bd_cells -quiet ${rst_gen}] == {}}]
##   }
## 
##   if {${create_rst_gen}} {
##     ad_ip_instance proc_sys_reset ${rst_gen}
##     ad_connect ${device_clk} ${rst_gen}/slowest_sync_clk
##     ad_connect sys_cpu_resetn ${rst_gen}/ext_reset_in
##   }
## 
##   if {$partial_lane_map != {}} {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set phys_lane [lindex $partial_lane_map $n]
## 
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
##     }
##     if {$connect_empty_lanes == 1} {
##       for {set n 0} {$n < $max_no_of_lanes} {incr n} {
## 
##         set m [expr ($n + $index)]
## 
##         if {$lane_map != {}} {
##           set phys_lane [lindex $lane_map $n]
##         } else {
##           set phys_lane $m
##         }
## 
##         if {$tx_or_rx_n == 0} {
##           ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         }
## 
##         if {(($n%4) == 0) && ($qpll_enable == 1)} {
##           ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##         }
##         ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##         ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##         if {$use_2x_clk == 1} {
##           ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##         }
## 
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##         create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##         ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##         ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       }
##     } else {
##       ## Do nothing, the connections will be done manually
##     }
## 
##   } else {
##     for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       if {$tx_or_rx_n == 0} {
##         ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${phys_lane}
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
##             ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
##         } else {
##           ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${phys_lane}
##         }
##       }
## 
##       if {(($n%4) == 0) && ($qpll_enable == 1)} {
##         ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##       }
##       ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${phys_lane}
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
##       if {$use_2x_clk == 1} {
##         ad_connect  ${link_clk_2x} ${u_xcvr}/${txrx}_clk_2x_${phys_lane}
##       }
##       if {$phys_lane != {}} {
##         if {$jesd204_type == 0} {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##         } else {
##           ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##         }
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##     }
## 
##     for {set n $no_of_lanes} {$n < $max_no_of_lanes} {incr n} {
## 
##       set m [expr ($n + $index)]
## 
##       if {$lane_map != {}} {
##         set phys_lane [lindex $lane_map $n]
##       } else {
##         set phys_lane $m
##       }
## 
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##       create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##       ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##       ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##       ad_connect  ${link_clk} ${u_xcvr}/${txrx}_clk_${phys_lane}
## 
##       if {$tx_or_rx_n == 0} {
##         if {$jesd204_type == 0} {
##           if {$link_mode == 1} {
## 	    ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${phys_lane}
##           }
## 	}
##       }
##     }
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     if {$link_mode == 1} {
##       ad_connect  ${a_jesd}/sync $m_sync
##     }
##     ad_connect  ${device_clk} ${a_jesd}/device_clk
##     ad_connect  ${link_clk} ${a_jesd}/link_clk
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${device_clk} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${rst_gen}/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $max_no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $max_no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hpc0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC0" $p_clk $p_name}
## }
## proc ad_mem_hpc1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HPC1" $p_clk $p_name}
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq != 1 && $sys_zynq != 2) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == -1} {ad_mem_hpx_interconnect "SIM" $p_clk $p_name}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 2} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
##   if {$sys_zynq == 3} {ad_mem_hpx_interconnect "NOC" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hpc0_interconnect_index
##   global sys_hpc1_interconnect_index
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
##   global sys_mem_clk_index
##   global use_smartconnect
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   set connect_type "smartconnect"
##   if {$use_smartconnect == 0} {
##     set connect_type "axi_interconnect"
##   }
## 
##   if {$p_sel eq "SIM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells ddr_axi_vip]]
##   }
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance $connect_type axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl] -filter "USAGE == memory"]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HPC0") && ($sys_zynq == 2)} {
##     if {$sys_hpc0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP0 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI0_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc0_interconnect
##     }
##     set m_interconnect_index $sys_hpc0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP0/HPC0_DDR_*]
##   }
## 
##   if {($p_sel eq "HPC1") && ($sys_zynq == 2)} {
##     if {$sys_hpc1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HPC1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP1 {1} [get_bd_cells sys_ps8]
##       set_property CONFIG.PSU__AFI1_COHERENCY {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hpc1_interconnect
##     }
##     set m_interconnect_index $sys_hpc1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hpc1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP1/HPC1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP2/HP0_DDR_*]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP3/HP1_DDR_*]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP4/HP2_DDR_*]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance $connect_type axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/SAXIGP5/HP3_DDR_*]
##   }
## 
##   if {$p_sel eq "NOC"} {
##     set m_interconnect_index [get_property CONFIG.NUM_SI [get_bd_cells axi_noc_0]]
##     set m_interconnect_cell [get_bd_cells axi_noc_0]
##     set m_addr_seg [get_bd_addr_segs  axi_noc_0/S[format "%02s" [expr $m_interconnect_index +1]]_AXI/C0_DDR_LOW0]
##     set sys_mem_clk_index [expr [get_property CONFIG.NUM_CLKS [get_bd_cells axi_noc_0]]-1]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$use_smartconnect == 0} {
##       ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     }
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
## 
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     if {$use_smartconnect == 1} {
##       set clk_index [lsearch [get_bd_nets -of_object [get_bd_pins $m_interconnect_cell/ACLK*]] [get_bd_nets $p_clk]]
##       if { $clk_index == -1 } {
##           incr sys_mem_clk_index
##           set_property CONFIG.NUM_CLKS [expr $sys_mem_clk_index +1] $m_interconnect_cell
##           ad_connect $p_clk $m_interconnect_cell/ACLK$sys_mem_clk_index
##           set asocc_clk_pin  $m_interconnect_cell/ACLK$sys_mem_clk_index
##       } else {
##         set asocc_clk_pin [lindex [get_bd_pins $m_interconnect_cell/ACLK*] $clk_index]
##       }
##     } else {
##       ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##       ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     }
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
## 
##     if {$p_sel eq "NOC"} {
##       set_property -dict [list CONFIG.CONNECTIONS {MC_0 { read_bw {1720} write_bw {1720} read_avg_burst {4} write_avg_burst {4}} }] [get_bd_intf_pins /axi_noc_0/${i_str}_AXI]
##       # Add the new bus as associated to the clock pin, append new if other exists
##       set clk_asoc_port [get_property CONFIG.ASSOCIATED_BUSIF [get_bd_pins $asocc_clk_pin]]
##       if {$clk_asoc_port != {}} {
##        set clk_asoc_port ${clk_asoc_port}:
##       }
##       set_property -dict [list CONFIG.ASSOCIATED_BUSIF ${clk_asoc_port}${i_str}_AXI] [get_bd_pins $asocc_clk_pin]
##     }
## 
##     set mem_mapped ""
##     if {$p_sel eq "MEM"} {
##       # Search a DDR segment that is at least 16MB
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *DLMB*} -of [get_bd_cells /sys_mb]]] -regexp -filter {NAME=~ ".*ddr.*" && RANGE=~".*0{6}$"}]
##     }
##     if {$p_sel eq "SIM"} {
##       set mem_mapped [get_bd_addr_segs -of [get_bd_addr_spaces -of  [get_bd_intf_pins -filter {NAME=~ *M_AXI*} -of [get_bd_cells /mng_axi_vip]]] -filter {NAME=~ *DDR* || NAME=~ *ddr*}]
##     }
## 
##     if {$mem_mapped eq ""} {
##       assign_bd_address $m_addr_seg
##     } else {
##       assign_bd_address -offset [get_property OFFSET $mem_mapped] \
##                         -range  [get_property RANGE $mem_mapped] $m_addr_seg
##     }
##   }
## 
##   if {($use_smartconnect == 0) && ($m_interconnect_index > 1)} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "SIM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC0"} {set sys_hpc0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HPC1"} {set sys_hpc1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name {p_intf_name {}}} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
##   global use_smartconnect
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
## 
##     if {$use_smartconnect == 1} {
##       ad_ip_instance smartconnect axi_cpu_interconnect [ list \
##         NUM_MI 1 \
##         NUM_SI 1 \
##       ]
##       ad_connect sys_cpu_clk axi_cpu_interconnect/aclk
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/aresetn
##     } else {
##       ad_ip_instance axi_interconnect axi_cpu_interconnect
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##     }
## 
##     if {$sys_zynq == 3} {
##       ad_connect sys_cpu_clk sys_cips/m_axi_fpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_cips/M_AXI_FPD
##     }
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##     if {$sys_zynq == -1} {
##       ad_connect axi_cpu_interconnect/S00_AXI mng_axi_vip/M_AXI
##     }
##   }
## 
##   if {$sys_zynq == 3} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces /sys_cips/M_AXI_FPD]
##   }
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
##   if {$sys_zynq == -1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces mng_axi_vip/Master_AXI]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter \
##     "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0 && NAME =~ *$p_intf_name*"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   if {$use_smartconnect == 0} {
##     ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##     ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   }
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of [get_bd_addr_spaces -of [get_bd_intf_pins -filter "NAME=~ *${p_intf_name}*" -of $p_hier_cell]]]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 3} {
##         if {($p_address >= 0x44000000) && ($p_address <= 0x4fffffff)} {
##           # place axi peripherics in A400_0000-AFFF_FFFF range
##           set p_address [expr ($p_address + 0x60000000)]
##         } elseif {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           # place axi peripherics in B000_0000-BFFF_FFFF range
##           set p_address [expr ($p_address + 0x40000000)]
##         } else {
##           error "ERROR: ad_cpu_interconnect : Cannot map ($p_address) to aperture, \
##                 Addess out of range 0x4400_0000 - 0X4FFF_FFFF; 0x7000_0000 - 0X7FFF_FFFF !"
##         }
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq <= 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {$sys_zynq == 3} {
##    if {$p_index < 0 || $p_index > 15} {
##       error "ERROR: ad_cpu_interrupt : Interrupt index ($p_index) out of range 0-15 "
##     }
##     ad_connect $p_name sys_cips/pl_ps_irq$p_index
##   }
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc_0/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [get_bd_pins sys_concat_intc_1/In$m_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [get_bd_pins sys_concat_intc/In$p_index]
## 
##     puts "disconnect_bd_net $p_net $p_pin"
##     disconnect_bd_net $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project ad5592r_coraz7s
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.809 ; gain = 0.023 ; free physical = 4783 ; free virtual = 8459
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/analog/workspace/practica/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2023.2/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Synth 8-3331} -new_severity INFO
## set_msg_config -id {Synth 8-2490} -new_severity WARNING
## set_msg_config -id {Designutils 20-3303} -string "HDPYFinalizeIO" -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : </home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.srcs/sources_1/bd/system/system.bd> 
## source $ad_hdl_dir/projects/common/coraz7s/coraz7s_system_bd.tcl
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr
### create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 fixed_io
### create_bd_port -dir O spi0_csn_2_o
### create_bd_port -dir O spi0_csn_1_o
### create_bd_port -dir O spi0_csn_0_o
### create_bd_port -dir I spi0_csn_i
### create_bd_port -dir I spi0_clk_i
### create_bd_port -dir O spi0_clk_o
### create_bd_port -dir I spi0_sdo_i
### create_bd_port -dir O spi0_sdo_o
### create_bd_port -dir I spi0_sdi_i
### create_bd_port -dir O spi1_csn_2_o
### create_bd_port -dir O spi1_csn_1_o
### create_bd_port -dir O spi1_csn_0_o
### create_bd_port -dir I spi1_csn_i
### create_bd_port -dir I spi1_clk_i
### create_bd_port -dir O spi1_clk_o
### create_bd_port -dir I spi1_sdo_i
### create_bd_port -dir O spi1_sdo_o
### create_bd_port -dir I spi1_sdi_i
### create_bd_port -dir I -from 63 -to 0 gpio_i
### create_bd_port -dir O -from 63 -to 0 gpio_o
### create_bd_port -dir O -from 63 -to 0 gpio_t
### ad_ip_instance processing_system7 sys_ps7
### source $ad_hdl_dir/projects/common/coraz7s/coraz7s_system_ps7.tcl
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {166.666672}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CLK0_FREQ {100000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CLK1_FREQ {10000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CLK2_FREQ {10000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CLK3_FREQ {10000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DM_WIDTH {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DQS_WIDTH {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_DQ_WIDTH {32}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_ENET0 {1} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET_RESET_ENABLE {1} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_ENABLE {1} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_RESET_IO {MIO 9} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_ENET_RESET_POLARITY {Active Low} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK0_PORT {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_DDR {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_EMIO_I2C0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_EMIO_SPI0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_GPIO {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_I2C0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST0_PORT {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_SDIO0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_SPI0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_UART0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_USB0 {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK_CLK0_BUF {TRUE}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FCLK_CLK1_BUF {FALSE}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {120}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA_FCLK0_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA_FCLK1_ENABLE {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP0_NUM_READ_THREADS {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP0_NUM_WRITE_THREADS {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP1_NUM_READ_THREADS {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GP1_NUM_WRITE_THREADS {4}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.223}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.212}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {0.040}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {0.058}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PACKAGE_NAME {clg400}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_PS7_SI_REV {PRODUCTION}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SDIO_PERIPHERAL_VALID {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO {EMIO}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO {EMIO}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI_PERIPHERAL_VALID {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_TRACE_INTERNAL_WIDTH {2}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART0_BAUD_RATE {115200}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UART_PERIPHERAL_VALID {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_AL {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BL {8}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {25.8}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {25.8}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_ECC {Disabled}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_ENABLE {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_ENABLE {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_RESET_IO {MIO 46}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB_RESET_ENABLE {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB_RESET_POLARITY {Active Low}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USB_RESET_SELECT {Share reset pin}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_CR_FABRIC {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT {1}
#### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_M_AXI_GP0 {1}
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_TTC0_PERIPHERAL_ENABLE 0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_CLK1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_EN_RST1_PORT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ 100.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ 40.0
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_USE_FABRIC_INTERRUPT 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_INTR 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_GPIO_EMIO_GPIO_IO 64
### ad_ip_parameter sys_ps7 CONFIG.PCW_IRQ_F2P_MODE REVERSE
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI0_SPI0_IO EMIO
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_PERIPHERAL_ENABLE 1
### ad_ip_parameter sys_ps7 CONFIG.PCW_SPI1_SPI1_IO EMIO
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_parameter sys_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_ip_instance proc_sys_reset sys_dma_rstgen
### ad_ip_parameter sys_dma_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_connect  sys_cpu_clk sys_ps7/FCLK_CLK0
connect_bd_net -net sys_cpu_clk /sys_ps7/FCLK_CLK0
### ad_connect  sys_dma_clk sys_ps7/FCLK_CLK1
connect_bd_net -net sys_dma_clk /sys_ps7/FCLK_CLK1
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
connect_bd_net -net sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
connect_bd_net -net sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_rstgen/ext_reset_in sys_ps7/FCLK_RESET0_N
connect_bd_net /sys_rstgen/ext_reset_in /sys_ps7/FCLK_RESET0_N
### ad_connect  sys_dma_reset sys_dma_rstgen/peripheral_reset
connect_bd_net -net sys_dma_reset /sys_dma_rstgen/peripheral_reset
### ad_connect  sys_dma_resetn sys_dma_rstgen/peripheral_aresetn
connect_bd_net -net sys_dma_resetn /sys_dma_rstgen/peripheral_aresetn
### ad_connect  sys_dma_clk sys_dma_rstgen/slowest_sync_clk
connect_bd_net -net /sys_dma_clk /sys_dma_rstgen/slowest_sync_clk
### ad_connect  sys_dma_rstgen/ext_reset_in sys_ps7/FCLK_RESET1_N
connect_bd_net /sys_dma_rstgen/ext_reset_in /sys_ps7/FCLK_RESET1_N
### set sys_cpu_clk           [get_bd_nets sys_cpu_clk]
### set sys_dma_clk           [get_bd_nets sys_dma_clk]
### set sys_iodelay_clk       [get_bd_nets sys_dma_clk]
### set sys_cpu_reset         [get_bd_nets sys_cpu_reset]
### set sys_cpu_resetn        [get_bd_nets sys_cpu_resetn]
### set sys_dma_reset         [get_bd_nets sys_dma_reset]
### set sys_dma_resetn        [get_bd_nets sys_dma_resetn]
### set sys_iodelay_reset     [get_bd_nets sys_dma_reset]
### set sys_iodelay_resetn    [get_bd_nets sys_dma_resetn]
### ad_connect  ddr           sys_ps7/DDR
connect_bd_intf_net /ddr /sys_ps7/DDR
### ad_connect  gpio_i        sys_ps7/GPIO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_I> is being overridden by the user with net <gpio_i_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_i /sys_ps7/GPIO_I
### ad_connect  gpio_o        sys_ps7/GPIO_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_O> is being overridden by the user with net <sys_ps7_GPIO_O>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_o /sys_ps7/GPIO_O
### ad_connect  gpio_t        sys_ps7/GPIO_T
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/GPIO_T> is being overridden by the user with net <sys_ps7_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
connect_bd_net /gpio_t /sys_ps7/GPIO_T
### ad_connect  fixed_io      sys_ps7/FIXED_IO
connect_bd_intf_net /fixed_io /sys_ps7/FIXED_IO
### ad_connect  spi0_csn_2_o sys_ps7/SPI0_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS2_O> is being overridden by the user with net <sys_ps7_SPI0_SS2_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_2_o /sys_ps7/SPI0_SS2_O
### ad_connect  spi0_csn_1_o sys_ps7/SPI0_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS1_O> is being overridden by the user with net <sys_ps7_SPI0_SS1_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_1_o /sys_ps7/SPI0_SS1_O
### ad_connect  spi0_csn_0_o sys_ps7/SPI0_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_O> is being overridden by the user with net <sys_ps7_SPI0_SS_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_0_o /sys_ps7/SPI0_SS_O
### ad_connect  spi0_csn_i sys_ps7/SPI0_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SS_I> is being overridden by the user with net <spi0_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_csn_i /sys_ps7/SPI0_SS_I
### ad_connect  spi0_clk_i sys_ps7/SPI0_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_I> is being overridden by the user with net <spi0_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_i /sys_ps7/SPI0_SCLK_I
### ad_connect  spi0_clk_o sys_ps7/SPI0_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_SCLK_O> is being overridden by the user with net <sys_ps7_SPI0_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_clk_o /sys_ps7/SPI0_SCLK_O
### ad_connect  spi0_sdo_i sys_ps7/SPI0_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_I> is being overridden by the user with net <spi0_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_i /sys_ps7/SPI0_MOSI_I
### ad_connect  spi0_sdo_o sys_ps7/SPI0_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MOSI_O> is being overridden by the user with net <sys_ps7_SPI0_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdo_o /sys_ps7/SPI0_MOSI_O
### ad_connect  spi0_sdi_i sys_ps7/SPI0_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI0_MISO_I> is being overridden by the user with net <spi0_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_0>.
connect_bd_net /spi0_sdi_i /sys_ps7/SPI0_MISO_I
### ad_connect  spi1_csn_2_o sys_ps7/SPI1_SS2_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS2_O> is being overridden by the user with net <sys_ps7_SPI1_SS2_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_2_o /sys_ps7/SPI1_SS2_O
### ad_connect  spi1_csn_1_o sys_ps7/SPI1_SS1_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS1_O> is being overridden by the user with net <sys_ps7_SPI1_SS1_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_1_o /sys_ps7/SPI1_SS1_O
### ad_connect  spi1_csn_0_o sys_ps7/SPI1_SS_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_O> is being overridden by the user with net <sys_ps7_SPI1_SS_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_0_o /sys_ps7/SPI1_SS_O
### ad_connect  spi1_csn_i sys_ps7/SPI1_SS_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SS_I> is being overridden by the user with net <spi1_csn_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_csn_i /sys_ps7/SPI1_SS_I
### ad_connect  spi1_clk_i sys_ps7/SPI1_SCLK_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_I> is being overridden by the user with net <spi1_clk_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_i /sys_ps7/SPI1_SCLK_I
### ad_connect  spi1_clk_o sys_ps7/SPI1_SCLK_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_SCLK_O> is being overridden by the user with net <sys_ps7_SPI1_SCLK_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_clk_o /sys_ps7/SPI1_SCLK_O
### ad_connect  spi1_sdo_i sys_ps7/SPI1_MOSI_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_I> is being overridden by the user with net <spi1_sdo_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_i /sys_ps7/SPI1_MOSI_I
### ad_connect  spi1_sdo_o sys_ps7/SPI1_MOSI_O
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MOSI_O> is being overridden by the user with net <sys_ps7_SPI1_MOSI_O>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdo_o /sys_ps7/SPI1_MOSI_O
### ad_connect  spi1_sdi_i sys_ps7/SPI1_MISO_I
WARNING: [BD 41-1306] The connection to interface pin </sys_ps7/SPI1_MISO_I> is being overridden by the user with net <spi1_sdi_i_1>. This pin will not be connected as a part of interface connection <SPI_1>.
connect_bd_net /spi1_sdi_i /sys_ps7/SPI1_MISO_I
### ad_ip_instance axi_sysid axi_sysid_0
### ad_ip_instance sysid_rom rom_sys_0
### ad_connect  axi_sysid_0/rom_addr        rom_sys_0/rom_addr
connect_bd_net /axi_sysid_0/rom_addr /rom_sys_0/rom_addr
### ad_connect  axi_sysid_0/sys_rom_data    rom_sys_0/rom_data
connect_bd_net /axi_sysid_0/sys_rom_data /rom_sys_0/rom_data
### ad_connect  sys_cpu_clk                 rom_sys_0/clk
connect_bd_net -net /sys_cpu_clk /rom_sys_0/clk
### ad_connect  sys_concat_intc/dout  sys_ps7/IRQ_F2P
connect_bd_net /sys_concat_intc/dout /sys_ps7/IRQ_F2P
### ad_connect  sys_concat_intc/In15  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In15
### ad_connect  sys_concat_intc/In14  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In14
### ad_connect  sys_concat_intc/In13  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In13
### ad_connect  sys_concat_intc/In12  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In12
### ad_connect  sys_concat_intc/In11  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In11
### ad_connect  sys_concat_intc/In10  GND
connect_bd_net /GND_1/dout /sys_concat_intc/In10
### ad_connect  sys_concat_intc/In9   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In9
### ad_connect  sys_concat_intc/In8   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In8
### ad_connect  sys_concat_intc/In7   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In7
### ad_connect  sys_concat_intc/In6   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In6
### ad_connect  sys_concat_intc/In5   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In5
### ad_connect  sys_concat_intc/In4   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In4
### ad_connect  sys_concat_intc/In3   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In3
### ad_connect  sys_concat_intc/In2   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In2
### ad_connect  sys_concat_intc/In1   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In1
### ad_connect  sys_concat_intc/In0   GND
connect_bd_net /GND_1/dout /sys_concat_intc/In0
### ad_cpu_interconnect 0x45000000 axi_sysid_0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /sys_ps7/M_AXI_GP0_ACLK
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_ps7/M_AXI_GP0
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_sysid_0/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_sysid_0/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /axi_sysid_0/s_axi
## source $ad_hdl_dir/projects/scripts/adi_pd.tcl
### proc stringtohex {str blocksize} {
### 
###   binary scan $str H* hex;
###   return [format %0-[expr $blocksize * 2]s $hex];
### }
### proc checksum8bit {hex} {
### 
###   set byte {};
###   set chks 0;
###   for {set i 0} {$i < [string length $hex]} {incr i} {
###     if { ($i+1) % 2 == 0} {
###       append byte [string index $hex $i];
###       set chks [expr $chks + "0x$byte"];
###     } else {
###       set byte [string index $hex $i];
###       }
###   };
###   return [format %0.2x [expr 255 - [expr "0x[string range [format %0.2x $chks] [expr [string length [format %0.2x $chks]] -2] [expr [string length [format %0.2x $chks]] -1]]"] +1]];
### }
### proc hexstr_flip {str} {
### 
###   set line {};
###   set fstr {};
###   set byte {};
###   for {set i 0} {$i < [string length $str]} {incr i} {
###     if {[expr ($i+1) % 8] == 0} {
###       append line [string index $str $i];
###       set line_d $line;
###       set fline {};
###       for {set j 0} {$j < [string length $line]} {incr j} {
###         if {[expr ($j+1) % 2] == 0} {
###           append fline [rev_by_string [append byte [string index $line $j]]];
###         } else {
###           set byte [string index $line $j];
###         }
###       };
###       append fstr [rev_by_string $fline];
###       set line {};
###     } else {
###       append line [string index $str $i];
###     }
###   };
###   return $fstr;
### }
### proc rev_by_string {str} {
### 
###   set rev "";
###   set length [string length $str];
###   for {set i 0} {$i < $length} {incr i} {
###     set rev "[string index $str $i]$rev";
###   };
###   return $rev;
### }
### proc sysid_gen_sys_init_file {{custom_string {}}} {
### 
###   global project_name;
###   if {[info exists project_name]} {
###     puts "project_name: $project_name";
###   } else {
###     set project_name [current_project];
###     puts "project_name: $project_name";
###   }
### 
###   if {[catch {exec git rev-parse HEAD} gitsha_string] != 0} {
###     set gitsha_string 0;
###   }
###   set gitsha_hex [hexstr_flip [stringtohex $gitsha_string 44]];
###   puts "gitsha_string: $gitsha_string";
###   puts "gitsha_hex: $gitsha_hex";
### 
###   set git_clean_string "f";
###   if {$gitsha_string != 0} {
###     if {[catch {exec git status} gitstat_string] == 0} {
###       if [expr [string match *modified* $gitstat_string] == 0] {
###         set git_clean_string "t";
###       }
###     }
###     if {[catch {exec git branch --no-color} gitbranch_string] != 0} {
###       set gitbranch_string "";
###     } else {
###       set gitbranch_string [lindex $gitbranch_string [expr [lsearch -exact $gitbranch_string "*"] + 1]];
### 	}
###   } else {
###     set gitbranch_string "";
###   }
### 
###   set git_clean_hex [hexstr_flip [stringtohex $git_clean_string 4]];
###   puts "git_clean_string: $git_clean_string";
###   puts "git_clean_hex: $git_clean_hex";
### 
###   set git_branch_hex [hexstr_flip [stringtohex $gitbranch_string 28]];
###   puts "gitbranch_string: $gitbranch_string";
###   puts "git_branch_hex: $git_branch_hex";
### 
###   set vadj_check_string "vadj";
###   set vadj_check_hex [hexstr_flip [stringtohex $vadj_check_string 4]];
###   puts "vadj_check_string: $vadj_check_string";
###   puts "vadj_check_hex: $vadj_check_hex";
### 
###   set thetime [clock seconds];
###   set timedate_hex [hexstr_flip [stringtohex $thetime 12]];
###   puts "thetime: $thetime";
###   puts "timedate_hex: $timedate_hex";
### 
###   set verh_hex {};
###   set verh_size 448;
### 
###   append verh_hex $git_branch_hex $gitsha_hex $git_clean_hex $vadj_check_hex $timedate_hex;
###   append verh_hex "00000000" [checksum8bit $verh_hex] "000000";
### 
###   set verh_hex [format %0-[expr [expr $verh_size] * 8]s $verh_hex];
###   set table_size 16;
###   set comh_size [expr 8 * $table_size];
###   set comh_ver_hex "00000002";
### 
###   set boardname_string [lindex [split $project_name _] [expr [llength [split $project_name _]] - 1]];
###   set boardname_hex [hexstr_flip [stringtohex $boardname_string 32]];
### 
###   puts "boardname_string: $boardname_string";
###   puts "boardname_hex: $boardname_hex";
### 
###   set projname_string [string trimright [string trimright $project_name $boardname_string] _]
###   set projname_hex [hexstr_flip [stringtohex $projname_string 32]];
### 
###   puts "projname_string: $projname_string";
###   puts "projname_hex: $projname_hex";
### 
###   set custom_hex [hexstr_flip [stringtohex $custom_string 64]];
### 
###   puts "custom_string: $custom_string";
###   puts "custom_hex: $custom_hex";
### 
###   set pr_offset "00000000";
### 
###   set comh_hex {};
###   append comh_hex $comh_ver_hex;
### 
###   set offset $table_size;
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $table_size + $verh_size];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $projname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset [expr $offset + [expr [string length $boardname_hex] / 8]];
###   append comh_hex [format %08s [format %0.2x $offset]];
### 
###   set offset $pr_offset;
###   append comh_hex [format %08s $offset];
### 
###   set comh_hex [format %0-[expr [expr $table_size - 2] * 8]s $comh_hex];
###   append comh_hex "00000000" [checksum8bit $comh_hex] "000000";
### 
###   set sys_mem_hex [format %0-[expr 512 * 8]s [concat $comh_hex$verh_hex$projname_hex$boardname_hex$custom_hex]];
### 
###   if {[info exists ::env(ADI_PROJECT_DIR)]} {
###     set mem_init_sys_file_path "$::env(ADI_PROJECT_DIR)mem_init_sys.txt";
###   } else {
###     set mem_init_sys_file_path "mem_init_sys.txt";
###   }
### 
###   set sys_mem_file [open $mem_init_sys_file_path "w"];
### 
###   for {set i 0} {$i < [string length $sys_mem_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $sys_mem_file [string index $sys_mem_hex $i];
###     } else {
###       puts -nonewline $sys_mem_file [string index $sys_mem_hex $i];
###     }
###   };
###   close $sys_mem_file;
### }
### proc sysid_gen_pr_init_file {custom_string} {
### 
###   set custom_hex [stringtohex $custom_string 64];
###   set pr_mem_file [open "mem_init_pr.txt" "w"];
###   for {set i 0} {$i < [string length $custom_hex]} {incr i} {
###     if { ($i+1) % 8 == 0} {
###       puts $pr_mem_file [string index $custom_hex $i];
###     } else {
###       puts -nonewline $pr_mem_file [string index $custom_hex $i];
###     }
###   };
###   close $pr_mem_file;
### }
## ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
## ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
## ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
## set sys_cstring "sys rom custom string placeholder"
## sysid_gen_sys_init_file $sys_cstring
project_name: ad5592r_coraz7s
gitsha_string: 25ce282f8569a94cac4585465c220548ed1b25a4
gitsha_hex: 6563353266323832393635386334396135346361363435383232633538343530623164653461353200000000
git_clean_string: f
git_clean_hex: 00000066
gitbranch_string: Hojda_Matei_Andrei
git_branch_hex: 646a6f48614d5f615f69657472646e41000069650000000000000000
vadj_check_string: vadj
vadj_check_hex: 6a646176
thetime: 1722409766
timedate_hex: 323237313739303400003636
boardname_string: coraz7s
boardname_hex: 61726f630073377a000000000000000000000000000000000000000000000000
projname_string: ad5592r
projname_hex: 3535646100723239000000000000000000000000000000000000000000000000
custom_string: sys rom custom string placeholder
custom_hex: 20737973206d6f727473756373206d6f6e6972746c7020676865636165646c6f0000007200000000000000000000000000000000000000000000000000000000
## source ../common/ad5592r_pmdz_bd.tcl
### create_bd_port -dir O pwm_led_0_r
### create_bd_port -dir O pwm_led_0_g
### create_bd_port -dir O pwm_led_0_b
### create_bd_port -dir O pwm_led_1_r
### create_bd_port -dir O pwm_led_1_g
### create_bd_port -dir O pwm_led_1_b
### ad_ip_instance axi_pwm_custom axi_pwm_custom_xcr
### ad_connect pwm_led_0_r axi_pwm_custom_xcr/pwm_led_0
connect_bd_net /pwm_led_0_r /axi_pwm_custom_xcr/pwm_led_0
### ad_connect pwm_led_0_g axi_pwm_custom_xcr/pwm_led_1
connect_bd_net /pwm_led_0_g /axi_pwm_custom_xcr/pwm_led_1
### ad_connect pwm_led_0_b axi_pwm_custom_xcr/pwm_led_2
connect_bd_net /pwm_led_0_b /axi_pwm_custom_xcr/pwm_led_2
### ad_connect pwm_led_1_r axi_pwm_custom_xcr/pwm_led_3
connect_bd_net /pwm_led_1_r /axi_pwm_custom_xcr/pwm_led_3
### ad_connect pwm_led_1_g axi_pwm_custom_xcr/pwm_led_4
connect_bd_net /pwm_led_1_g /axi_pwm_custom_xcr/pwm_led_4
### ad_connect pwm_led_1_b axi_pwm_custom_xcr/pwm_led_5
connect_bd_net /pwm_led_1_b /axi_pwm_custom_xcr/pwm_led_5
### ad_cpu_interconnect 0x44a00000 axi_pwm_custom_xcr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_pwm_custom_xcr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_pwm_custom_xcr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_pwm_custom_xcr/s_axi
Wrote  : </home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.srcs/sources_1/bd/system/system.bd> 
WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.srcs/sources_1/bd/system/system.bd> 
Verilog Output written to : /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dma_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_pwm_custom_xcr .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
Exporting to file /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1698.023 ; gain = 230.531 ; free physical = 4366 ; free virtual = 8108
INFO: [Project 1-1716] Could not find the wrapper file ad5592r_coraz7s.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12391] Found file ad5592r_coraz7s.gen/sources_1/bd/system/hdl/system_wrapper.v, importing it to Project
# adi_project_files ad5592r_coraz7s [list \
#     "$ad_hdl_dir/library/common/ad_iobuf.v" \
#     "$ad_hdl_dir/projects/common/coraz7s/coraz7s_system_constr.xdc" \
#     "system_constr.xdc" \
#     "system_top.v" \
# ]
# adi_project_run ad5592r_coraz7s
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_pwm_custom_xcr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_pwm_custom_xcr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_sysid_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rom_sys_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_sys_rstgen_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_pwm_custom_xcr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_sysid_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rom_sys_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_dma_rstgen_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_rstgen_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul 31 10:09:45 2024] Launched system_sys_ps7_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_dma_rstgen_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_pwm_custom_xcr_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_ps7_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_dma_rstgen_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_dma_rstgen_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_xbar_0_synth_1/runme.log
system_axi_pwm_custom_xcr_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_axi_pwm_custom_xcr_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_auto_pc_0_synth_1/runme.log
[Wed Jul 31 10:09:45 2024] Launched system_sys_ps7_0_synth_1, system_sys_rstgen_0_synth_1, system_sys_dma_rstgen_0_synth_1, system_axi_sysid_0_0_synth_1, system_rom_sys_0_0_synth_1, system_xbar_0_synth_1, system_axi_pwm_custom_xcr_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_sys_ps7_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_ps7_0_synth_1/runme.log
system_sys_rstgen_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_rstgen_0_synth_1/runme.log
system_sys_dma_rstgen_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_sys_dma_rstgen_0_synth_1/runme.log
system_axi_sysid_0_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_axi_sysid_0_0_synth_1/runme.log
system_rom_sys_0_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_rom_sys_0_0_synth_1/runme.log
system_xbar_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_xbar_0_synth_1/runme.log
system_axi_pwm_custom_xcr_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_axi_pwm_custom_xcr_0_synth_1/runme.log
system_auto_pc_0_synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/system_auto_pc_0_synth_1/runme.log
synth_1: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/runme.log
[Wed Jul 31 10:09:45 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1316.906 ; gain = 0.023 ; free physical = 3820 ; free virtual = 7632
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/analog/workspace/practica/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top system_top -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31547
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2018.926 ; gain = 402.715 ; free physical = 2795 ; free virtual = 6607
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [/home/analog/workspace/practica/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (0#1) [/home/analog/workspace/practica/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf__parameterized0' [/home/analog/workspace/practica/hdl/library/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf__parameterized0' (0#1) [/home/analog/workspace/practica/hdl/library/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.srcs/sources_1/imports/hdl/system_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:610]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_axi_cpu_interconnect_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1143]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_I5GH1N' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_I5GH1N' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UBGIXM' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:159]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UBGIXM' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:159]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WZLZH6' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:305]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WZLZH6' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:305]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_cpu_interconnect_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1143]
INFO: [Synth 8-6157] synthesizing module 'system_axi_pwm_custom_xcr_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_axi_pwm_custom_xcr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_pwm_custom_xcr_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_axi_pwm_custom_xcr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_sysid_0_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_sysid_0_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_axi_sysid_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rom_sys_0_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rom_sys_0_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_rom_sys_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_sys_concat_intc_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_concat_intc_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'system_sys_dma_rstgen_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_dma_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_dma_rstgen_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_dma_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1035]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1035]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_dma_rstgen_0' is unconnected for instance 'sys_dma_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1035]
WARNING: [Synth 8-7023] instance 'sys_dma_rstgen' of module 'system_sys_dma_rstgen_0' has 10 connections declared, but only 7 given [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1035]
INFO: [Synth 8-6157] synthesizing module 'system_sys_ps7_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_ps7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_ps7_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_ps7_0_stub.v:6]
WARNING: [Synth 8-7071] port 'I2C0_SDA_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'I2C0_SDA_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'I2C0_SCL_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'I2C0_SCL_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI0_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI0_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI0_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI0_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI0_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI1_SCLK_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI1_MOSI_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI1_MISO_O' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI1_MISO_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'SPI1_SS_T' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_sys_ps7_0' is unconnected for instance 'sys_ps7' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
WARNING: [Synth 8-7023] instance 'sys_ps7' of module 'system_sys_ps7_0' has 105 connections declared, but only 89 given [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1043]
INFO: [Synth 8-6157] synthesizing module 'system_sys_rstgen_0' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_rstgen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_rstgen_0' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/.Xil/Vivado-31429-DESKTOP-QC14QP2/realtime/system_sys_rstgen_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1133]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1133]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_sys_rstgen_0' is unconnected for instance 'sys_rstgen' [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1133]
WARNING: [Synth 8-7023] instance 'sys_rstgen' of module 'system_sys_rstgen_0' has 10 connections declared, but only 7 given [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:1133]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/synth/system.v:610]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.srcs/sources_1/imports/hdl/system_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_top' (0#1) [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_top.v:38]
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In116[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In117[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In118[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In119[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In120[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In121[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In122[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In123[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In124[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In125[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In126[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In127[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_WZLZH6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1UBGIXM is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_I5GH1N is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2101.863 ; gain = 485.652 ; free physical = 2698 ; free virtual = 6511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.707 ; gain = 500.496 ; free physical = 2686 ; free virtual = 6499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2116.707 ; gain = 500.496 ; free physical = 2686 ; free virtual = 6499
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2116.707 ; gain = 0.000 ; free physical = 2686 ; free virtual = 6499
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_ps7'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0/system_sys_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_in_context.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0/system_axi_sysid_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_sysid_0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0/system_rom_sys_0_0_in_context.xdc] for cell 'i_system_wrapper/system_i/rom_sys_0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_pwm_custom_xcr_0/system_axi_pwm_custom_xcr_0/system_axi_pwm_custom_xcr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_pwm_custom_xcr_0/system_axi_pwm_custom_xcr_0/system_axi_pwm_custom_xcr_0_in_context.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/common/coraz7s/coraz7s_system_constr.xdc]
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/common/coraz7s/coraz7s_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/analog/workspace/practica/hdl/projects/common/coraz7s/coraz7s_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_constr.xdc]
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.488 ; gain = 0.000 ; free physical = 2640 ; free virtual = 6453
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.523 ; gain = 0.000 ; free physical = 2640 ; free virtual = 6453
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2639 ; free virtual = 6452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2639 ; free virtual = 6452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_addr[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ba[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cas_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cke. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_cs_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_p. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ck_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dm[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_p[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dqs_n[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[15]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[16]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[17]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[18]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[19]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[20]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[21]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[22]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[23]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[24]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[25]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[26]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[27]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[28]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[29]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[30]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[31]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_dq[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_reset_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_odt. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_ras_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrn. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ddr_vrp. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr_we_n. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[0]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[10]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[11]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[12]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[13]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[14]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[15]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[16]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[17]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[18]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[19]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[1]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[20]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[21]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[22]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[23]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[24]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[25]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[26]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[27]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[28]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[29]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[2]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[30]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[31]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[32]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[33]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[34]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[35]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[36]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[37]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[38]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[39]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[3]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[40]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[41]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[42]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[43]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[44]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[45]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[46]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[47]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[48]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[49]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[4]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[50]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[51]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[52]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[53]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[5]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[6]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[7]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[8]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_mio[9]. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_clk. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_porb. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fixed_io_ps_srstb. (constraint file  /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0/system_sys_ps7_0_in_context.xdc, line 262).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_ps7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/sys_dma_rstgen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_sysid_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/rom_sys_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/GND_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_cpu_interconnect. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_system_wrapper/system_i/axi_pwm_custom_xcr. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2639 ; free virtual = 6453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module system_axi_cpu_interconnect_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module system_axi_cpu_interconnect_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2634 ; free virtual = 6452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2634 ; free virtual = 6453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2634 ; free virtual = 6453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2634 ; free virtual = 6453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_auto_pc_0            |         1|
|3     |system_axi_pwm_custom_xcr_0 |         1|
|4     |system_axi_sysid_0_0        |         1|
|5     |system_rom_sys_0_0          |         1|
|6     |system_sys_dma_rstgen_0     |         1|
|7     |system_sys_ps7_0            |         1|
|8     |system_sys_rstgen_0         |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |system_auto_pc            |     1|
|2     |system_axi_pwm_custom_xcr |     1|
|3     |system_axi_sysid_0        |     1|
|4     |system_rom_sys_0          |     1|
|5     |system_sys_dma_rstgen     |     1|
|6     |system_sys_ps7            |     1|
|7     |system_sys_rstgen         |     1|
|8     |system_xbar               |     1|
|9     |LUT1                      |     6|
|10    |IBUF                      |     1|
|11    |IOBUF                     |     8|
|12    |OBUF                      |     7|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2223.523 ; gain = 500.496 ; free physical = 2637 ; free virtual = 6455
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2223.523 ; gain = 607.312 ; free physical = 2637 ; free virtual = 6455
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2223.523 ; gain = 0.000 ; free physical = 2924 ; free virtual = 6743
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.523 ; gain = 0.000 ; free physical = 2925 ; free virtual = 6744
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Synth Design complete | Checksum: 791e8d04
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2223.523 ; gain = 906.617 ; free physical = 2925 ; free virtual = 6744
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1858.342; main = 1523.089; forked = 382.758
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3173.332; main = 2191.473; forked = 981.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.523 ; gain = 0.000 ; free physical = 2925 ; free virtual = 6744
INFO: [Common 17-1381] The checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/synth_1/system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 10:11:47 2024...
[Wed Jul 31 10:11:57 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:14 ; elapsed = 00:02:13 . Memory (MB): peak = 1882.113 ; gain = 0.000 ; free physical = 4281 ; free virtual = 8094
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_pwm_custom_xcr_0/system_axi_pwm_custom_xcr_0.dcp' for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_axi_sysid_0_0/system_axi_sysid_0_0.dcp' for cell 'i_system_wrapper/system_i/axi_sysid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_rom_sys_0_0/system_rom_sys_0_0.dcp' for cell 'i_system_wrapper/system_i/rom_sys_0'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_dma_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.dcp' for cell 'i_system_wrapper/system_i/sys_ps7'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.dcp' for cell 'i_system_wrapper/system_i/sys_rstgen'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1882.113 ; gain = 0.000 ; free physical = 4159 ; free virtual = 7972
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr/inst'
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr/inst'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr/inst'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.gen/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_pwm_custom_xcr/inst'
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/common/coraz7s/coraz7s_system_constr.xdc]
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/common/coraz7s/coraz7s_system_constr.xdc]
Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_constr.xdc]
Finished Parsing XDC File [/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/system_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 9 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.074 ; gain = 0.000 ; free physical = 4033 ; free virtual = 7848
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.074 ; gain = 388.961 ; free physical = 4033 ; free virtual = 7848
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2666.828 ; gain = 395.754 ; free physical = 3552 ; free virtual = 7381
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.719 ; gain = 5.938 ; free physical = 3556 ; free virtual = 7386
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2712.719 ; gain = 5.938 ; free physical = 3550 ; free virtual = 7380
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.719 ; gain = 0.000 ; free physical = 3550 ; free virtual = 7380
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.391 ; gain = 4.672 ; free physical = 3538 ; free virtual = 7369
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.391 ; gain = 0.000 ; free physical = 3538 ; free virtual = 7369
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.391 ; gain = 0.000 ; free physical = 3537 ; free virtual = 7368
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.391 ; gain = 10.609 ; free physical = 3537 ; free virtual = 7368
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Jul 31 10:12:12 2024] Launched impl_1...
Run output will be captured here: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/runme.log
[Wed Jul 31 10:12:12 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top.dcp
INFO: [Device 21-403] Loading part xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1595.902 ; gain = 0.000 ; free physical = 2753 ; free virtual = 6586
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1670.590 ; gain = 0.000 ; free physical = 2681 ; free virtual = 6514
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Read PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Read Physdb Files: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2140 ; free virtual = 5973
Restored from archive | CPU: 0.120000 secs | Memory: 1.324661 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2285.129 ; gain = 6.938 ; free physical = 2140 ; free virtual = 5973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.129 ; gain = 0.000 ; free physical = 2139 ; free virtual = 5972
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2285.164 ; gain = 968.348 ; free physical = 2139 ; free virtual = 5972
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/analog/workspace/practica/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2373.910 ; gain = 79.875 ; free physical = 2103 ; free virtual = 5936

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f2c92202

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2373.910 ; gain = 0.000 ; free physical = 2097 ; free virtual = 5930

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f2c92202

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1827 ; free virtual = 5660

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f2c92202

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1827 ; free virtual = 5660
Phase 1 Initialization | Checksum: f2c92202

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1827 ; free virtual = 5660

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f2c92202

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1827 ; free virtual = 5660

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f2c92202

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1815 ; free virtual = 5648
Phase 2 Timer Update And Timing Data Collection | Checksum: f2c92202

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2635.699 ; gain = 0.000 ; free physical = 1815 ; free virtual = 5648

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: d490a614

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2659.711 ; gain = 24.012 ; free physical = 1814 ; free virtual = 5648
Retarget | Checksum: d490a614
INFO: [Opt 31-389] Phase Retarget created 38 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 194b73282

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2659.711 ; gain = 24.012 ; free physical = 1814 ; free virtual = 5648
Constant propagation | Checksum: 194b73282
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 121cec1ef

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2659.711 ; gain = 24.012 ; free physical = 1814 ; free virtual = 5648
Sweep | Checksum: 121cec1ef
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 183 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i_system_wrapper/system_i/axi_pwm_custom_xcr/inst/i_if_axi_pwm_custom/end_of_period_BUFG_inst to drive 72 load(s) on clock net i_system_wrapper/system_i/axi_pwm_custom_xcr/inst/i_if_axi_pwm_custom/end_of_period_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1934b237b

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5648
BUFG optimization | Checksum: 1934b237b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1934b237b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647
Shift Register Optimization | Checksum: 1934b237b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11f360108

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647
Post Processing Netlist | Checksum: 11f360108
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e74696f0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e74696f0

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647
Phase 9 Finalization | Checksum: 1e74696f0

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              38  |              70  |                                              1  |
|  Constant propagation         |               2  |               4  |                                              0  |
|  Sweep                        |               0  |             183  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e74696f0

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2691.727 ; gain = 56.027 ; free physical = 1814 ; free virtual = 5647
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e74696f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e74696f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647
Ending Netlist Obfuscation Task | Checksum: 1e74696f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2691.727 ; gain = 0.000 ; free physical = 1814 ; free virtual = 5647
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1797 ; free virtual = 5631
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1796 ; free virtual = 5631
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1796 ; free virtual = 5631
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1796 ; free virtual = 5631
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1796 ; free virtual = 5631
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1794 ; free virtual = 5630
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1794 ; free virtual = 5630
INFO: [Common 17-1381] The checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1793 ; free virtual = 5630
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11486b160

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1793 ; free virtual = 5630
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1793 ; free virtual = 5630

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bc31ae0e

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2787.773 ; gain = 0.000 ; free physical = 1790 ; free virtual = 5630

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24abffc84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1787 ; free virtual = 5628

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24abffc84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1787 ; free virtual = 5628
Phase 1 Placer Initialization | Checksum: 24abffc84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1787 ; free virtual = 5628

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ad016f7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1771 ; free virtual = 5613

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 260026c5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1787 ; free virtual = 5629

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 260026c5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1787 ; free virtual = 5629

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c44c8482

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1784 ; free virtual = 5627

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 72 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1782 ; free virtual = 5627

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    32  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1bdc4cccd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1782 ; free virtual = 5627
Phase 2.4 Global Placement Core | Checksum: 1ad7d09df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1782 ; free virtual = 5627
Phase 2 Global Placement | Checksum: 1ad7d09df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1782 ; free virtual = 5627

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 239f3ed26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1782 ; free virtual = 5627

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd02d25d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1781 ; free virtual = 5626

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f0a6e2b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1781 ; free virtual = 5626

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4c47865

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1781 ; free virtual = 5626

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dfb09734

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 188e23e7b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1743048c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
Phase 3 Detail Placement | Checksum: 1743048c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e0eca21e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.733 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 181899224

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1779 ; free virtual = 5624
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 181899224

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1779 ; free virtual = 5624
Phase 4.1.1.1 BUFG Insertion | Checksum: e0eca21e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.733. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f238f2f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
Phase 4.1 Post Commit Optimization | Checksum: f238f2f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f238f2f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f238f2f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
Phase 4.3 Placer Reporting | Checksum: f238f2f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1779 ; free virtual = 5624

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16b37e369

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
Ending Placer Task | Checksum: 127c89d09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
70 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2794.801 ; gain = 7.027 ; free physical = 1779 ; free virtual = 5624
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5620
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1776 ; free virtual = 5622
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1776 ; free virtual = 5622
Wrote PlaceDB: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5624
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5624
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5624
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1774 ; free virtual = 5624
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1773 ; free virtual = 5624
Write Physdb Complete: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1773 ; free virtual = 5624
INFO: [Common 17-1381] The checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1779 ; free virtual = 5627
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1759 ; free virtual = 5607
Wrote PlaceDB: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1749 ; free virtual = 5601
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1749 ; free virtual = 5601
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1748 ; free virtual = 5600
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1748 ; free virtual = 5600
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1747 ; free virtual = 5600
Write Physdb Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2794.801 ; gain = 0.000 ; free physical = 1747 ; free virtual = 5600
INFO: [Common 17-1381] The checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 58152e6b ConstDB: 0 ShapeSum: cfb36e9e RouteDB: 0
Post Restoration Checksum: NetGraph: dc4049e0 | NumContArr: 394ba7b7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29adde6d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2866.223 ; gain = 10.984 ; free physical = 1669 ; free virtual = 5521

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29adde6d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2866.223 ; gain = 10.984 ; free physical = 1668 ; free virtual = 5521

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29adde6d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2866.223 ; gain = 10.984 ; free physical = 1668 ; free virtual = 5521
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1da234c18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2879.223 ; gain = 23.984 ; free physical = 1655 ; free virtual = 5508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.820  | TNS=0.000  | WHS=-0.144 | THS=-32.240|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00337838 %
  Global Horizontal Routing Utilization  = 0.00482537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3198
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3184
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 9

Phase 2 Router Initialization | Checksum: 19dadcd49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1648 ; free virtual = 5502

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19dadcd49

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1648 ; free virtual = 5502

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 241795bf6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1648 ; free virtual = 5502
Phase 3 Initial Routing | Checksum: 241795bf6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1648 ; free virtual = 5502

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.508  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 242b9eb0d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.508  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 26b27f668

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504
Phase 4 Rip-up And Reroute | Checksum: 26b27f668

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 26b27f668

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26b27f668

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504
Phase 5 Delay and Skew Optimization | Checksum: 26b27f668

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a9098c31

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.623  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 223cf6f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504
Phase 6 Post Hold Fix | Checksum: 223cf6f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3933 %
  Global Horizontal Routing Utilization  = 1.86558 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 223cf6f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5504

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 223cf6f5a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1650 ; free virtual = 5503

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19f37885a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1649 ; free virtual = 5503

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.623  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19f37885a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1649 ; free virtual = 5503
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 20281a1dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1649 ; free virtual = 5503
Ending Routing Task | Checksum: 20281a1dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.223 ; gain = 28.984 ; free physical = 1649 ; free virtual = 5503

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2884.223 ; gain = 89.422 ; free physical = 1649 ; free virtual = 5503
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1585 ; free virtual = 5443
Wrote PlaceDB: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5446
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5446
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1584 ; free virtual = 5446
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1583 ; free virtual = 5446
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1583 ; free virtual = 5446
Write Physdb Complete: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2999.832 ; gain = 0.000 ; free physical = 1583 ; free virtual = 5446
INFO: [Common 17-1381] The checkpoint '/home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.runs/impl_1/system_top_routed.dcp' has been generated.
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 10558720 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3224.113 ; gain = 224.281 ; free physical = 1297 ; free virtual = 5162
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 10:13:22 2024...
[Wed Jul 31 10:13:22 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:29 ; elapsed = 00:01:10 . Memory (MB): peak = 2719.062 ; gain = 0.000 ; free physical = 3495 ; free virtual = 7358
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.031 ; gain = 0.000 ; free physical = 3488 ; free virtual = 7352
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2785.875 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7277
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Read PlaceDB: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Read Physdb Files: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Restored from archive | CPU: 0.240000 secs | Memory: 3.827972 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3307 ; free virtual = 7171
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.602 ; gain = 0.000 ; free physical = 3306 ; free virtual = 7170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
GENERATE_REPORTS: Resource utilization files won't be generated because ADI_GENERATE_UTILIZATION env var is not set
GENERATE_PORTS_REPORTS: IP ports properties and nets report files won't be generated because ADI_EXTRACT_PORTS env var is not set
GENERATE_REPORTS: Power analysis files won't be generated because ADI_GENERATE_XPA env var is not set
CRITICAL WARNING: There are 72 registers with no clocks !!! See no_clock.log for details.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Project 1-1918] Creating Hardware Platform: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.sdk/system_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/analog/workspace/practica/hdl/projects/ad5592r_pmdz/coraz7s/ad5592r_coraz7s.sdk/system_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/xilinx/Vivado/2023.2/data/embeddedsw) loading 0 seconds
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 10:13:27 2024...
