<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s'" level="0">
<item name = "Date">Sun May 25 15:18:55 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 8, 10.000 ns, 40.000 ns, 2, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 4, 4, 20.000 ns, 20.000 ns, 4, 4, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269">shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1564, 4674, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 222, -</column>
<column name="Register">-, -, 667, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 2, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0, 0, 0, 1051, 4290, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_fu_269">shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s, 0, 0, 513, 384, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_916_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_927_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_876_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_887_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_7_fu_795_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_8_fu_801_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_789_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_284">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_293">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op143">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_10_fu_743_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_14_fu_763_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_15_fu_783_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_733_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_871_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="icmp_ln307_fu_911_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="select_ln313_fu_932_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_892_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_222_p4">9, 2, 32, 64</column>
<column name="pX_6">9, 2, 32, 64</column>
<column name="pY_6">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_6">9, 2, 32, 64</column>
<column name="storemerge_reg_218">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_8_reg_1168">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_10_reg_1151">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1141">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1252">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1261">1, 0, 1, 0</column>
<column name="kernel_data_V_3_0_ret_reg_1011">4, 0, 4, 0</column>
<column name="kernel_data_V_3_10">4, 0, 4, 0</column>
<column name="kernel_data_V_3_10_ret_reg_1046">4, 0, 4, 0</column>
<column name="kernel_data_V_3_11">4, 0, 4, 0</column>
<column name="kernel_data_V_3_11_ret_reg_1051">4, 0, 4, 0</column>
<column name="kernel_data_V_3_12_ret_reg_991">4, 0, 4, 0</column>
<column name="kernel_data_V_3_13_ret_reg_986">4, 0, 4, 0</column>
<column name="kernel_data_V_3_14_ret_reg_981">4, 0, 4, 0</column>
<column name="kernel_data_V_3_15_ret_reg_976">4, 0, 4, 0</column>
<column name="kernel_data_V_3_16">4, 0, 4, 0</column>
<column name="kernel_data_V_3_16_ret_reg_1056">4, 0, 4, 0</column>
<column name="kernel_data_V_3_17">4, 0, 4, 0</column>
<column name="kernel_data_V_3_17_ret_reg_1061">4, 0, 4, 0</column>
<column name="kernel_data_V_3_18">4, 0, 4, 0</column>
<column name="kernel_data_V_3_18_ret_reg_1066">4, 0, 4, 0</column>
<column name="kernel_data_V_3_19">4, 0, 4, 0</column>
<column name="kernel_data_V_3_19_ret_reg_1071">4, 0, 4, 0</column>
<column name="kernel_data_V_3_1_ret_reg_1006">4, 0, 4, 0</column>
<column name="kernel_data_V_3_20">4, 0, 4, 0</column>
<column name="kernel_data_V_3_20_ret_reg_1076">4, 0, 4, 0</column>
<column name="kernel_data_V_3_21">4, 0, 4, 0</column>
<column name="kernel_data_V_3_21_ret_reg_1081">4, 0, 4, 0</column>
<column name="kernel_data_V_3_22">4, 0, 4, 0</column>
<column name="kernel_data_V_3_22_ret_reg_1086">4, 0, 4, 0</column>
<column name="kernel_data_V_3_23">4, 0, 4, 0</column>
<column name="kernel_data_V_3_23_ret_reg_1091">4, 0, 4, 0</column>
<column name="kernel_data_V_3_24_ret_reg_971">4, 0, 4, 0</column>
<column name="kernel_data_V_3_25_ret_reg_966">4, 0, 4, 0</column>
<column name="kernel_data_V_3_26_ret_reg_961">4, 0, 4, 0</column>
<column name="kernel_data_V_3_27_ret_reg_956">4, 0, 4, 0</column>
<column name="kernel_data_V_3_28">4, 0, 4, 0</column>
<column name="kernel_data_V_3_28_ret_reg_1096">4, 0, 4, 0</column>
<column name="kernel_data_V_3_29">4, 0, 4, 0</column>
<column name="kernel_data_V_3_29_ret_reg_1101">4, 0, 4, 0</column>
<column name="kernel_data_V_3_2_ret_reg_1001">4, 0, 4, 0</column>
<column name="kernel_data_V_3_30">4, 0, 4, 0</column>
<column name="kernel_data_V_3_30_ret_reg_1106">4, 0, 4, 0</column>
<column name="kernel_data_V_3_31">4, 0, 4, 0</column>
<column name="kernel_data_V_3_31_ret_reg_1111">4, 0, 4, 0</column>
<column name="kernel_data_V_3_32">4, 0, 4, 0</column>
<column name="kernel_data_V_3_32_ret_reg_1116">4, 0, 4, 0</column>
<column name="kernel_data_V_3_33">4, 0, 4, 0</column>
<column name="kernel_data_V_3_33_ret_reg_1121">4, 0, 4, 0</column>
<column name="kernel_data_V_3_34">4, 0, 4, 0</column>
<column name="kernel_data_V_3_34_ret_reg_1126">4, 0, 4, 0</column>
<column name="kernel_data_V_3_35">4, 0, 4, 0</column>
<column name="kernel_data_V_3_35_ret_reg_1131">4, 0, 4, 0</column>
<column name="kernel_data_V_3_3_ret_reg_996">4, 0, 4, 0</column>
<column name="kernel_data_V_3_4">4, 0, 4, 0</column>
<column name="kernel_data_V_3_4_ret_reg_1016">4, 0, 4, 0</column>
<column name="kernel_data_V_3_5">4, 0, 4, 0</column>
<column name="kernel_data_V_3_5_ret_reg_1021">4, 0, 4, 0</column>
<column name="kernel_data_V_3_6">4, 0, 4, 0</column>
<column name="kernel_data_V_3_6_ret_reg_1026">4, 0, 4, 0</column>
<column name="kernel_data_V_3_7">4, 0, 4, 0</column>
<column name="kernel_data_V_3_7_ret_reg_1031">4, 0, 4, 0</column>
<column name="kernel_data_V_3_8">4, 0, 4, 0</column>
<column name="kernel_data_V_3_8_ret_reg_1036">4, 0, 4, 0</column>
<column name="kernel_data_V_3_9">4, 0, 4, 0</column>
<column name="kernel_data_V_3_9_ret_reg_1041">4, 0, 4, 0</column>
<column name="pX_6">32, 0, 32, 0</column>
<column name="pX_6_load_reg_1162">32, 0, 32, 0</column>
<column name="pY_6">32, 0, 32, 0</column>
<column name="pY_6_load_reg_1156">32, 0, 32, 0</column>
<column name="sX_6">32, 0, 32, 0</column>
<column name="sX_6_load_reg_1136">32, 0, 32, 0</column>
<column name="sY_6">32, 0, 32, 0</column>
<column name="sY_6_load_reg_1146">32, 0, 32, 0</column>
<column name="select_ln313_reg_1265">32, 0, 32, 0</column>
<column name="select_ln318_reg_1256">32, 0, 32, 0</column>
<column name="storemerge_reg_218">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1172">4, 0, 4, 0</column>
<column name="tmp_data_10_V_reg_1222">4, 0, 4, 0</column>
<column name="tmp_data_11_V_reg_1227">4, 0, 4, 0</column>
<column name="tmp_data_12_V_reg_1232">4, 0, 4, 0</column>
<column name="tmp_data_13_V_reg_1237">4, 0, 4, 0</column>
<column name="tmp_data_14_V_reg_1242">4, 0, 4, 0</column>
<column name="tmp_data_15_V_reg_1247">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_1177">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_1182">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_1187">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_1192">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_1197">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_1202">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_1207">4, 0, 4, 0</column>
<column name="tmp_data_8_V_reg_1212">4, 0, 4, 0</column>
<column name="tmp_data_9_V_reg_1217">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config9&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 4, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 4, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 4, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 4, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 4, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 4, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 4, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 4, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 4, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 4, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 4, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 4, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 4, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
