Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28901fbb2767459a824f023b40917550 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'count' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sim_1/new/tb_top.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'count' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:47]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'counter' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:53]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'counter' [X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tenHz_clk_divider
Compiling module xil_defaultlib.oneHz_clk_divider
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.anode_control
Compiling module xil_defaultlib.value_control
Compiling module xil_defaultlib.SSD
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
