Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -debug all --relax -top tb -snapshot tb__snapshot 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'wr_data' [/home/seankent/bluejay/ip/machine_timer_registers/tb/tb.sv:27]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'rd_data' [/home/seankent/bluejay/ip/machine_timer_registers/tb/tb.sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.d_flip_flop(WIDTH=64)
Compiling module work.machine_timer_registers
Compiling module work.tb
Built simulation snapshot tb__snapshot
