{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.793995",
   "Default View_TopLeft":"-322,-447",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_PL_CLK_100MHz -pg 1 -lvl 0 -x -150 -y 90 -defaultsOSRD
preplace port port-id_AD9361_RX_CLK -pg 1 -lvl 5 -x 1670 -y 210 -defaultsOSRD
preplace port port-id_AD9361_TX_FRAME -pg 1 -lvl 5 -x 1670 -y 270 -defaultsOSRD
preplace port port-id_AD9361_FBCLK -pg 1 -lvl 5 -x 1670 -y 240 -defaultsOSRD
preplace port port-id_AD9361_DATACLK -pg 1 -lvl 0 -x -150 -y 240 -defaultsOSRD
preplace port port-id_AD9361_RX_FRAME -pg 1 -lvl 0 -x -150 -y 210 -defaultsOSRD
preplace portBus AD9361_P1_D -pg 1 -lvl 5 -x 1670 -y 300 -defaultsOSRD
preplace portBus AD9361_P0_D -pg 1 -lvl 0 -x -150 -y 180 -defaultsOSRD
preplace inst RF_Data_Converter -pg 1 -lvl 3 -x 1200 -y 220 -defaultsOSRD
preplace inst Rx -pg 1 -lvl 4 -x 1560 -y 140 -defaultsOSRD
preplace inst Clock_Gen -pg 1 -lvl 1 -x 150 -y 90 -defaultsOSRD
preplace inst Tx -pg 1 -lvl 2 -x 611 -y 252 -defaultsOSRD
preplace netloc AD9361_1RT_FDD_0_AD9361_FBCLK 1 3 2 1400J 240 N
preplace netloc AD9361_1RT_FDD_0_AD9361_P1_D 1 3 2 1410J 250 1650
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_CLK 1 2 3 790 90 1420 230 1650
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_I 1 3 1 1400 120n
preplace netloc AD9361_1RT_FDD_0_AD9361_RX_DAT_Q 1 3 1 1430 140n
preplace netloc AD9361_1RT_FDD_0_AD9361_TX_FRAME 1 3 2 NJ 270 N
preplace netloc AD9361_DATACLK_1 1 0 3 NJ 240 300 152 760
preplace netloc AD9361_P0_D_1 1 0 3 -130J 190 330 162 750
preplace netloc AD9361_RX_FRAME_1 1 0 3 NJ 210 320 142 770
preplace netloc Div_clk32M768_0_clk16M384 1 1 3 350 80 N 80 1430
preplace netloc PL_CLK_100MHz_1 1 0 1 N 90
preplace netloc PSK_Mod_0_out_I 1 2 1 760J 240n
preplace netloc PSK_Mod_0_out_Q 1 2 1 770J 260n
preplace netloc clk_wiz_128M_clk_200M 1 1 2 N 40 780
preplace netloc clk_wiz_32M768_clk_32M768 1 1 3 N 60 N 60 1440
preplace netloc proc_sys_reset_16M384_mb_reset 1 1 3 340 100 N 100 1410
preplace netloc Clock_Gen_clk1M024 1 1 1 310 120n
preplace netloc Clock_Gen_interconnect_aresetn 1 1 1 290 140n
levelinfo -pg 1 -150 150 611 1200 1560 1670
pagesize -pg 1 -db -bbox -sgen -330 -20 1850 1070
"
}
0
