

================================================================
== Vivado HLS Report for 'apply_rotary_pos_emb'
================================================================
* Date:           Thu Nov 28 21:59:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11653|    11653| 0.117 ms | 0.117 ms |  11653|  11653|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 1.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- Loop 2       |     1568|     1568|        98|          -|          -|    16|    no    |
        | + Loop 2.1    |       96|       96|         1|          -|          -|    96|    no    |
        |- l_S_h_0_h2   |     6176|     6176|       386|          -|          -|    16|    no    |
        | + l_S_d_0_d2  |      384|      384|         4|          -|          -|    96|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rotated_q_0_V = alloca [1536 x i32], align 4" [kernel.cpp:250]   --->   Operation 12 'alloca' 'rotated_q_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rotated_k_0_V = alloca [1536 x i32], align 4" [kernel.cpp:258]   --->   Operation 13 'alloca' 'rotated_k_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader431" [kernel.cpp:251]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%v157_0 = phi i5 [ 0, %.preheader431.preheader ], [ %v157, %.preheader431.loopexit ]"   --->   Operation 15 'phi' 'v157_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln251 = icmp eq i5 %v157_0, -16" [kernel.cpp:251]   --->   Operation 16 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%v157 = add i5 %v157_0, 1" [kernel.cpp:251]   --->   Operation 18 'add' 'v157' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %.preheader428.preheader, label %.preheader430.preheader" [kernel.cpp:251]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v157_0, i7 0)" [kernel.cpp:254]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v157_0, i5 0)" [kernel.cpp:254]   --->   Operation 21 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_44 to i12" [kernel.cpp:254]   --->   Operation 22 'zext' 'zext_ln203' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_s, %zext_ln203" [kernel.cpp:254]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln251)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader429.0" [kernel.cpp:253]   --->   Operation 24 'br' <Predicate = (!icmp_ln251)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader428" [kernel.cpp:259]   --->   Operation 25 'br' <Predicate = (icmp_ln251)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%v159_0_0 = phi i7 [ %add_ln253, %0 ], [ 0, %.preheader430.preheader ]" [kernel.cpp:253]   --->   Operation 26 'phi' 'v159_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln253 = icmp eq i7 %v159_0_0, -32" [kernel.cpp:253]   --->   Operation 27 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 28 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln253 = add i7 %v159_0_0, 1" [kernel.cpp:253]   --->   Operation 29 'add' 'add_ln253' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln253, label %.preheader431.loopexit, label %0" [kernel.cpp:253]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i7 %v159_0_0 to i12" [kernel.cpp:254]   --->   Operation 31 'zext' 'zext_ln203_27' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln203_27" [kernel.cpp:254]   --->   Operation 32 'add' 'add_ln203' <Predicate = (!icmp_ln253)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [kernel.cpp:254]   --->   Operation 33 'sext' 'sext_ln203' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr = getelementptr [1536 x i32]* %rotated_q_0_V, i64 0, i64 %sext_ln203" [kernel.cpp:254]   --->   Operation 34 'getelementptr' 'rotated_q_0_V_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.25ns)   --->   "store i32 0, i32* %rotated_q_0_V_addr, align 4" [kernel.cpp:254]   --->   Operation 35 'store' <Predicate = (!icmp_ln253)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader429.0" [kernel.cpp:253]   --->   Operation 36 'br' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader431"   --->   Operation 37 'br' <Predicate = (icmp_ln253)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.78>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%v161_0 = phi i5 [ %v161, %.preheader428.loopexit ], [ 0, %.preheader428.preheader ]"   --->   Operation 38 'phi' 'v161_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.36ns)   --->   "%icmp_ln259 = icmp eq i5 %v161_0, -16" [kernel.cpp:259]   --->   Operation 39 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 40 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.78ns)   --->   "%v161 = add i5 %v161_0, 1" [kernel.cpp:259]   --->   Operation 41 'add' 'v161' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln259, label %2, label %.preheader427.preheader" [kernel.cpp:259]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_45 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %v161_0, i7 0)" [kernel.cpp:262]   --->   Operation 43 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_46 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %v161_0, i5 0)" [kernel.cpp:262]   --->   Operation 44 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i10 %tmp_46 to i12" [kernel.cpp:262]   --->   Operation 45 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.54ns)   --->   "%sub_ln203_11 = sub i12 %tmp_45, %zext_ln203_26" [kernel.cpp:262]   --->   Operation 46 'sub' 'sub_ln203_11' <Predicate = (!icmp_ln259)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader.0" [kernel.cpp:261]   --->   Operation 47 'br' <Predicate = (!icmp_ln259)> <Delay = 1.76>
ST_4 : Operation 48 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @q_proj_V_0, [1536 x i32]* %rotated_q_0_V)" [kernel.cpp:266]   --->   Operation 48 'call' <Predicate = (icmp_ln259)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [2/2] (1.76ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @k_proj_V_0, [1536 x i32]* %rotated_k_0_V)" [kernel.cpp:267]   --->   Operation 49 'call' <Predicate = (icmp_ln259)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 4.80>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%v163_0_0 = phi i7 [ %add_ln261, %1 ], [ 0, %.preheader427.preheader ]" [kernel.cpp:261]   --->   Operation 50 'phi' 'v163_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.48ns)   --->   "%icmp_ln261 = icmp eq i7 %v163_0_0, -32" [kernel.cpp:261]   --->   Operation 51 'icmp' 'icmp_ln261' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 52 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln261 = add i7 %v163_0_0, 1" [kernel.cpp:261]   --->   Operation 53 'add' 'add_ln261' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln261, label %.preheader428.loopexit, label %1" [kernel.cpp:261]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_28 = zext i7 %v163_0_0 to i12" [kernel.cpp:262]   --->   Operation 55 'zext' 'zext_ln203_28' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.54ns)   --->   "%add_ln203_14 = add i12 %sub_ln203_11, %zext_ln203_28" [kernel.cpp:262]   --->   Operation 56 'add' 'add_ln203_14' <Predicate = (!icmp_ln261)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i12 %add_ln203_14 to i64" [kernel.cpp:262]   --->   Operation 57 'sext' 'sext_ln203_8' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr = getelementptr [1536 x i32]* %rotated_k_0_V, i64 0, i64 %sext_ln203_8" [kernel.cpp:262]   --->   Operation 58 'getelementptr' 'rotated_k_0_V_addr' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.25ns)   --->   "store i32 0, i32* %rotated_k_0_V_addr, align 4" [kernel.cpp:262]   --->   Operation 59 'store' <Predicate = (!icmp_ln261)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:261]   --->   Operation 60 'br' <Predicate = (!icmp_ln261)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader428"   --->   Operation 61 'br' <Predicate = (icmp_ln261)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @q_proj_V_0, [1536 x i32]* %rotated_q_0_V)" [kernel.cpp:266]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @rotate_half([1536 x i32]* @k_proj_V_0, [1536 x i32]* %rotated_k_0_V)" [kernel.cpp:267]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:268]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.78>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%h2_0 = phi i5 [ 0, %2 ], [ %h2, %l_S_s_0_s2_end ]"   --->   Operation 65 'phi' 'h2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.36ns)   --->   "%icmp_ln268 = icmp eq i5 %h2_0, -16" [kernel.cpp:268]   --->   Operation 66 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 67 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.78ns)   --->   "%h2 = add i5 %h2_0, 1" [kernel.cpp:268]   --->   Operation 68 'add' 'h2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln268, label %5, label %l_S_s_0_s2_begin" [kernel.cpp:268]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [kernel.cpp:268]   --->   Operation 70 'specloopname' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_47 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h2_0, i7 0)" [kernel.cpp:279]   --->   Operation 71 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_48 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h2_0, i5 0)" [kernel.cpp:279]   --->   Operation 72 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i10 %tmp_48 to i12" [kernel.cpp:279]   --->   Operation 73 'zext' 'zext_ln279' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.54ns)   --->   "%sub_ln279 = sub i12 %tmp_47, %zext_ln279" [kernel.cpp:279]   --->   Operation 74 'sub' 'sub_ln279' <Predicate = (!icmp_ln268)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str18)" [kernel.cpp:269]   --->   Operation 75 'specregionbegin' 'tmp' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:270]   --->   Operation 76 'br' <Predicate = (!icmp_ln268)> <Delay = 1.76>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:290]   --->   Operation 77 'ret' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%d2_0_0 = phi i7 [ 0, %l_S_s_0_s2_begin ], [ %add_ln270, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit80.0 ]" [kernel.cpp:270]   --->   Operation 78 'phi' 'd2_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln270 = icmp eq i7 %d2_0_0, -32" [kernel.cpp:270]   --->   Operation 79 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 80 'speclooptripcount' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln270 = add i7 %d2_0_0, 1" [kernel.cpp:270]   --->   Operation 81 'add' 'add_ln270' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %l_S_s_0_s2_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit80.0" [kernel.cpp:270]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln279_1 = zext i7 %d2_0_0 to i10" [kernel.cpp:279]   --->   Operation 83 'zext' 'zext_ln279_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln279_2 = zext i7 %d2_0_0 to i12" [kernel.cpp:279]   --->   Operation 84 'zext' 'zext_ln279_2' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.54ns)   --->   "%add_ln279 = add i12 %sub_ln279, %zext_ln279_2" [kernel.cpp:279]   --->   Operation 85 'add' 'add_ln279' <Predicate = (!icmp_ln270)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i12 %add_ln279 to i64" [kernel.cpp:279]   --->   Operation 86 'sext' 'sext_ln279' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%k_proj_V_0_addr = getelementptr [1536 x i32]* @k_proj_V_0, i64 0, i64 %sext_ln279" [kernel.cpp:279]   --->   Operation 87 'getelementptr' 'k_proj_V_0_addr' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%q_proj_V_0_addr = getelementptr [1536 x i32]* @q_proj_V_0, i64 0, i64 %sext_ln279" [kernel.cpp:271]   --->   Operation 88 'getelementptr' 'q_proj_V_0_addr' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln272 = add i10 %zext_ln279_1, 480" [kernel.cpp:272]   --->   Operation 89 'add' 'add_ln272' <Predicate = (!icmp_ln270)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i10 %add_ln272 to i64" [kernel.cpp:272]   --->   Operation 90 'zext' 'zext_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%v151_V_addr = getelementptr [960 x i32]* %v151_V, i64 0, i64 %zext_ln272" [kernel.cpp:272]   --->   Operation 91 'getelementptr' 'v151_V_addr' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%v152_V_addr = getelementptr [960 x i32]* %v152_V, i64 0, i64 %zext_ln272" [kernel.cpp:275]   --->   Operation 92 'getelementptr' 'v152_V_addr' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%rotated_q_0_V_addr_1 = getelementptr [1536 x i32]* %rotated_q_0_V, i64 0, i64 %sext_ln279" [kernel.cpp:274]   --->   Operation 93 'getelementptr' 'rotated_q_0_V_addr_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%rotated_k_0_V_addr_1 = getelementptr [1536 x i32]* %rotated_k_0_V, i64 0, i64 %sext_ln279" [kernel.cpp:282]   --->   Operation 94 'getelementptr' 'rotated_k_0_V_addr_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 95 [2/2] (3.25ns)   --->   "%q_proj_V_0_load = load i32* %q_proj_V_0_addr, align 4" [kernel.cpp:271]   --->   Operation 95 'load' 'q_proj_V_0_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 96 [2/2] (3.25ns)   --->   "%v151_V_load = load i32* %v151_V_addr, align 4" [kernel.cpp:272]   --->   Operation 96 'load' 'v151_V_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 97 [2/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i32* %rotated_q_0_V_addr_1, align 4" [kernel.cpp:274]   --->   Operation 97 'load' 'rotated_q_0_V_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 98 [2/2] (3.25ns)   --->   "%v152_V_load = load i32* %v152_V_addr, align 4" [kernel.cpp:275]   --->   Operation 98 'load' 'v152_V_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 99 [2/2] (3.25ns)   --->   "%k_proj_V_0_load = load i32* %k_proj_V_0_addr, align 4" [kernel.cpp:279]   --->   Operation 99 'load' 'k_proj_V_0_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 100 [2/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i32* %rotated_k_0_V_addr_1, align 4" [kernel.cpp:282]   --->   Operation 100 'load' 'rotated_k_0_V_load' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str18, i32 %tmp)" [kernel.cpp:288]   --->   Operation 101 'specregionend' 'empty_120' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:268]   --->   Operation 102 'br' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 103 [1/2] (3.25ns)   --->   "%q_proj_V_0_load = load i32* %q_proj_V_0_addr, align 4" [kernel.cpp:271]   --->   Operation 103 'load' 'q_proj_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 104 [1/2] (3.25ns)   --->   "%v151_V_load = load i32* %v151_V_addr, align 4" [kernel.cpp:272]   --->   Operation 104 'load' 'v151_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 105 [1/2] (3.25ns)   --->   "%rotated_q_0_V_load = load i32* %rotated_q_0_V_addr_1, align 4" [kernel.cpp:274]   --->   Operation 105 'load' 'rotated_q_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 106 [1/2] (3.25ns)   --->   "%v152_V_load = load i32* %v152_V_addr, align 4" [kernel.cpp:275]   --->   Operation 106 'load' 'v152_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 107 [1/2] (3.25ns)   --->   "%k_proj_V_0_load = load i32* %k_proj_V_0_addr, align 4" [kernel.cpp:279]   --->   Operation 107 'load' 'k_proj_V_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_9 : Operation 108 [1/2] (3.25ns)   --->   "%rotated_k_0_V_load = load i32* %rotated_k_0_V_addr_1, align 4" [kernel.cpp:282]   --->   Operation 108 'load' 'rotated_k_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %q_proj_V_0_load to i44" [kernel.cpp:273]   --->   Operation 109 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i32 %v151_V_load to i44" [kernel.cpp:273]   --->   Operation 110 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118_4, %sext_ln1118" [kernel.cpp:273]   --->   Operation 111 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:273]   --->   Operation 112 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i32 %rotated_q_0_V_load to i44" [kernel.cpp:276]   --->   Operation 113 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i32 %v152_V_load to i44" [kernel.cpp:276]   --->   Operation 114 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (8.51ns)   --->   "%mul_ln1118_3 = mul i44 %sext_ln1118_6, %sext_ln1118_5" [kernel.cpp:276]   --->   Operation 115 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_3, i32 12, i32 43)" [kernel.cpp:276]   --->   Operation 116 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i32 %k_proj_V_0_load to i44" [kernel.cpp:281]   --->   Operation 117 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (8.51ns)   --->   "%mul_ln1118_4 = mul i44 %sext_ln1118_4, %sext_ln1118_7" [kernel.cpp:281]   --->   Operation 118 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_4, i32 12, i32 43)" [kernel.cpp:281]   --->   Operation 119 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i32 %rotated_k_0_V_load to i44" [kernel.cpp:284]   --->   Operation 120 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (8.51ns)   --->   "%mul_ln1118_5 = mul i44 %sext_ln1118_6, %sext_ln1118_8" [kernel.cpp:284]   --->   Operation 121 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118_5, i32 12, i32 43)" [kernel.cpp:284]   --->   Operation 122 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.80>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [kernel.cpp:270]   --->   Operation 123 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%v153_0_V_addr = getelementptr [1536 x i32]* %v153_0_V, i64 0, i64 %sext_ln279" [kernel.cpp:278]   --->   Operation 124 'getelementptr' 'v153_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%v154_0_V_addr = getelementptr [1536 x i32]* %v154_0_V, i64 0, i64 %sext_ln279" [kernel.cpp:286]   --->   Operation 125 'getelementptr' 'v154_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %trunc_ln708_s, %trunc_ln" [kernel.cpp:277]   --->   Operation 126 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (3.25ns)   --->   "store i32 %add_ln703, i32* %v153_0_V_addr, align 4" [kernel.cpp:278]   --->   Operation 127 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_11 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln703_4 = add i32 %trunc_ln708_2, %trunc_ln708_1" [kernel.cpp:285]   --->   Operation 128 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (3.25ns)   --->   "store i32 %add_ln703_4, i32* %v154_0_V_addr, align 4" [kernel.cpp:286]   --->   Operation 129 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:270]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v157') with incoming values : ('v157', kernel.cpp:251) [12]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v157') with incoming values : ('v157', kernel.cpp:251) [12]  (0 ns)
	'add' operation ('v157', kernel.cpp:251) [15]  (1.78 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v159_0_0', kernel.cpp:253) with incoming values : ('add_ln253', kernel.cpp:253) [24]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:254) [31]  (1.55 ns)
	'getelementptr' operation ('rotated_q_0_V_addr', kernel.cpp:254) [33]  (0 ns)
	'store' operation ('store_ln254', kernel.cpp:254) of constant 0 on array 'rotated_q[0].V', kernel.cpp:250 [34]  (3.25 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('v161') with incoming values : ('v161', kernel.cpp:259) [41]  (0 ns)
	'add' operation ('v161', kernel.cpp:259) [44]  (1.78 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'phi' operation ('v163_0_0', kernel.cpp:261) with incoming values : ('add_ln261', kernel.cpp:261) [53]  (0 ns)
	'add' operation ('add_ln203_14', kernel.cpp:262) [60]  (1.55 ns)
	'getelementptr' operation ('rotated_k_0_V_addr', kernel.cpp:262) [62]  (0 ns)
	'store' operation ('store_ln262', kernel.cpp:262) of constant 0 on array 'rotated_k[0].V', kernel.cpp:258 [63]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h2') with incoming values : ('h2', kernel.cpp:268) [72]  (1.77 ns)

 <State 7>: 1.78ns
The critical path consists of the following:
	'phi' operation ('h2') with incoming values : ('h2', kernel.cpp:268) [72]  (0 ns)
	'add' operation ('h2', kernel.cpp:268) [75]  (1.78 ns)

 <State 8>: 4.98ns
The critical path consists of the following:
	'phi' operation ('d2_0_0', kernel.cpp:270) with incoming values : ('add_ln270', kernel.cpp:270) [86]  (0 ns)
	'add' operation ('add_ln272', kernel.cpp:272) [99]  (1.73 ns)
	'getelementptr' operation ('v151_V_addr', kernel.cpp:272) [101]  (0 ns)
	'load' operation ('v151_V_load', kernel.cpp:272) on array 'v151_V' [108]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_proj_V_0_load', kernel.cpp:271) on array 'q_proj_V_0' [107]  (3.25 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:273) [111]  (8.51 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln703', kernel.cpp:277) [119]  (2.55 ns)
	'store' operation ('store_ln278', kernel.cpp:278) of variable 'add_ln703', kernel.cpp:277 on array 'v153_0_V' [120]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
