#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 16 11:00:51 2017
# Process ID: 712
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1
# Command line: vivado.exe -log ex2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex2_wrapper.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/ex2_wrapper.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ex2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jduarte/Documents/GitHub/CR/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top ex2_wrapper -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 293.965 ; gain = 84.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex2_wrapper' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'ex2' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:14' bound to instance 'ex2_i' of component 'ex2' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ex2' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:29]
INFO: [Synth 8-3491] module 'ex2_BinToBCD16_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_BinToBCD16_0_0_stub.vhdl:5' bound to instance 'BinToBCD16_0' of component 'ex2_BinToBCD16_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:118]
INFO: [Synth 8-638] synthesizing module 'ex2_BinToBCD16_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_BinToBCD16_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ex2_EightDispControl_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_EightDispControl_0_0_stub.vhdl:5' bound to instance 'EightDispControl_0' of component 'ex2_EightDispControl_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:131]
INFO: [Synth 8-638] synthesizing module 'ex2_EightDispControl_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_EightDispControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ex2_Greatest_common_divisor_0_1' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_Greatest_common_divisor_0_1_stub.vhdl:5' bound to instance 'Greatest_common_divisor_0' of component 'ex2_Greatest_common_divisor_0_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ex2_Greatest_common_divisor_0_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_Greatest_common_divisor_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'ex2_xlconcat_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'ex2_xlconcat_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconcat_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ex2_xlconstant_0_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'ex2_xlconstant_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconstant_0_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ex2_xlconstant_1_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'ex2_xlconstant_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconstant_1_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ex2_xlconstant_2_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'ex2_xlconstant_2_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:166]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconstant_2_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ex2_xlconstant_3_0' declared at 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_3_0_stub.vhdl:5' bound to instance 'xlconstant_3' of component 'ex2_xlconstant_3_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ex2_xlconstant_3_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/realtime/ex2_xlconstant_3_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'ex2' (1#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ex2_wrapper' (2#1) [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 331.258 ; gain = 121.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 331.258 ; gain = 121.922
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_BinToBCD16_0_0' instantiated as 'ex2_i/BinToBCD16_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_EightDispControl_0_0' instantiated as 'ex2_i/EightDispControl_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:131]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_Greatest_common_divisor_0_1' instantiated as 'ex2_i/Greatest_common_divisor_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:145]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconcat_0_0' instantiated as 'ex2_i/xlconcat_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:152]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconstant_0_0' instantiated as 'ex2_i/xlconstant_0' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:158]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconstant_1_0' instantiated as 'ex2_i/xlconstant_1' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:162]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconstant_2_0' instantiated as 'ex2_i/xlconstant_2' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:166]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ex2_xlconstant_3_0' instantiated as 'ex2_i/xlconstant_3' [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/sources_1/bd/ex2/hdl/ex2.vhd:170]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp/ex2_BinToBCD16_0_0_in_context.xdc] for cell 'ex2_i/BinToBCD16_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp/ex2_BinToBCD16_0_0_in_context.xdc] for cell 'ex2_i/BinToBCD16_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_2/ex2_xlconstant_0_0_in_context.xdc] for cell 'ex2_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_2/ex2_xlconstant_0_0_in_context.xdc] for cell 'ex2_i/xlconstant_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_3/ex2_xlconstant_1_0_in_context.xdc] for cell 'ex2_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_3/ex2_xlconstant_1_0_in_context.xdc] for cell 'ex2_i/xlconstant_1'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_4/ex2_EightDispControl_0_0_in_context.xdc] for cell 'ex2_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_4/ex2_EightDispControl_0_0_in_context.xdc] for cell 'ex2_i/EightDispControl_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_5/ex2_xlconstant_1_0_in_context.xdc] for cell 'ex2_i/xlconstant_2'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_5/ex2_xlconstant_1_0_in_context.xdc] for cell 'ex2_i/xlconstant_2'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_6/ex2_xlconcat_0_0_in_context.xdc] for cell 'ex2_i/xlconcat_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_6/ex2_xlconcat_0_0_in_context.xdc] for cell 'ex2_i/xlconcat_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_7/ex2_xlconstant_3_0_in_context.xdc] for cell 'ex2_i/xlconstant_3'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_7/ex2_xlconstant_3_0_in_context.xdc] for cell 'ex2_i/xlconstant_3'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_8/ex2_Greatest_common_divisor_0_1_in_context.xdc] for cell 'ex2_i/Greatest_common_divisor_0'
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/.Xil/Vivado-712-Inator/dcp_8/ex2_Greatest_common_divisor_0_1_in_context.xdc] for cell 'ex2_i/Greatest_common_divisor_0'
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:207]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ex2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 576.684 ; gain = 0.027
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ex2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/BinToBCD16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/Greatest_common_divisor_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ex2_i/xlconstant_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 576.684 ; gain = 367.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |ex2_BinToBCD16_0_0              |         1|
|2     |ex2_EightDispControl_0_0        |         1|
|3     |ex2_Greatest_common_divisor_0_1 |         1|
|4     |ex2_xlconcat_0_0                |         1|
|5     |ex2_xlconstant_0_0              |         1|
|6     |ex2_xlconstant_1_0              |         1|
|7     |ex2_xlconstant_2_0              |         1|
|8     |ex2_xlconstant_3_0              |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |ex2_BinToBCD16_0_0_bbox              |     1|
|2     |ex2_EightDispControl_0_0_bbox        |     1|
|3     |ex2_Greatest_common_divisor_0_1_bbox |     1|
|4     |ex2_xlconcat_0_0_bbox                |     1|
|5     |ex2_xlconstant_0_0_bbox              |     1|
|6     |ex2_xlconstant_1_0_bbox              |     1|
|7     |ex2_xlconstant_2_0_bbox              |     1|
|8     |ex2_xlconstant_3_0_bbox              |     1|
|9     |IBUF                                 |    18|
|10    |OBUF                                 |    31|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   123|
|2     |  ex2_i  |ex2    |    74|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 583.035 ; gain = 110.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 583.035 ; gain = 373.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 597.047 ; gain = 381.629
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula3/ex2/ex2.runs/synth_1/ex2_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 597.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 11:01:22 2017...
