// Seed: 3397220817
module module_0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply0 id_2,
    input logic id_3,
    output wand id_4
);
  logic [7:0] id_6;
  module_0();
  wire id_7;
  always begin
    if (1) id_6[""] = id_0 == 1 ^ 1;
    id_1 <= 1'h0;
    if (1) #1 id_1 = id_3;
    else id_4 = 1 != id_2;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
  initial disable id_4;
  final id_1 = id_2;
endmodule
