{"vcs1":{"timestamp_begin":1745884449.178872284, "rt":0.66, "ut":0.13, "st":0.06}}
{"vcselab":{"timestamp_begin":1745884449.895748909, "rt":0.48, "ut":0.20, "st":0.04}}
{"link":{"timestamp_begin":1745884450.465057452, "rt":0.41, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745884448.939544103}
{"VCS_COMP_START_TIME": 1745884448.939544103}
{"VCS_COMP_END_TIME": 1745884450.996584642}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 262408}}
{"vcselab": {"peak_mem": 140056}}
