Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 28 01:24:52 2019
| Host         : DESKTOP-7GAUGUL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file polarEncoder_control_sets_placed.rpt
| Design       : polarEncoder
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              67 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------+------------------+------------------+----------------+
|   Clock Signal   |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | Lfbits/enable0 |                  |                1 |              1 |
|  clock_IBUF_BUFG | Lfbits/l0      |                  |                1 |              2 |
|  Lfbits/E[0]     |                |                  |                3 |              8 |
|  clock_IBUF_BUFG |                |                  |                5 |             10 |
|  clock_IBUF_BUFG | Lfbits/i0      |                  |                8 |             32 |
|  clock_IBUF_BUFG | Lfbits/j0      |                  |                8 |             32 |
+------------------+----------------+------------------+------------------+----------------+


