{
  "messages": [
    {
      "role": "system",
      "content": "You are a professional academic reference prediction expert. Your task is to predict the most likely references for a given academic paper based on its title, abstract, and retrieved relevant papers.\n\nRETRIEVER INTERFACE:\n- Input: paper title + abstract\n- Output: {top_r} retrieved papers with title and abstract\n- Format: List of dictionaries with 'title' and 'abstract' fields\n\nREQUIREMENTS:\n1. Analyze the paper's title and abstract to understand its research area and focus\n2. Consider the retrieved papers as potential references (when available)\n3. Generate a list of predicted reference titles that would be most relevant and likely to be cited\n4. Provide reasoning for each prediction to prevent hallucination\n5. Output format: JSON object with \"titles\" array and \"reasoning\" string\n6. Generate exactly 45 most relevant reference titles (this should be at least 40 to cover all evaluation metrics)\n7. Ensure titles are realistic and appropriate for the research area\n8. Consider citation patterns in the field\n9. CRITICAL: Each title must be unique - never repeat the same title multiple times\n\nEXAMPLE:\nInput:\nTitle: \"Question Type Classification Methods Comparison\"\nAbstract: \"The paper presents a comparative study of state-of-the-art approaches for question classification task: Logistic Regression, Convolutional Neural Networks (CNN), Long Short-Term Memory Network (LSTM) and Quasi-Recurrent Neural Networks (QRNN). All models use pre-trained GLoVe word embeddings and trained on human-labeled data. The best accuracy is achieved using CNN model with five convolutional layers and various kernel sizes stacked in parallel, followed by one fully connected layer. The model reached 90.7% accuracy on TREC 10 test set.\"\n\nRetrieved papers ({top_r}):\n1. Title: Convolutional Neural Networks for Sentence Classification\n   Abstract: We report on a series of experiments with convolutional neural networks trained on top of pre-trained word vectors for sentence-level classification tasks.\n\n2. Title: Glove: Global vectors for word representation\n   Abstract: We present a new global log-bilinear regression model that combines the advantages of the two major model families in the literature.\n\nOutput:\n{\n  \"titles\": [\n    \"Convolutional Neural Networks for Sentence Classification\",\n    \"Glove: Global vectors for word representation\",\n    \"Quasi-Recurrent Neural Networks\",\n    \"A Comparative Study of Neural Network Models for Sentence Classification\",\n    \"Deep lstm based feature mapping for query classification\"\n  ],\n  \"reasoning\": \"Based on the paper's focus on question classification using neural networks, I predict these references because: 1) CNN paper is directly relevant to the convolutional approach used; 2) GloVe embeddings are mentioned as pre-trained features; 3) QRNN is one of the compared methods; 4) Comparative study papers are common in this field; 5) LSTM-based query classification is closely related to question classification. Additional references cover related neural network architectures, NLP applications, deep learning methodologies, optimization techniques, and advanced neural network methods that would be relevant for this research area.\"\n}\n\nReturn JSON object only."
    },
    {
      "role": "user",
      "content": "Paper Title: DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs\n\nPaper Abstract: Abstract The deployment of Deep Neural Networks (DNNs) on end-nodes at the extreme edge of the Internet-of-Things is a critical enabler to support pervasive Deep Learning-enhanced applications. Low-Cost MCU-based end-nodes have limited on-chip memory and often replace caches with scratchpads, to reduce area overheads and increase energy efficiency ‚Äì requiring explicit DMA-based memory transfers between different levels of the memory hierarchy. Mapping modern DNNs on these systems requires aggressive topology-dependent tiling and double-buffering. In this work, we propose DORY (Deployment Oriented to memoRY) ‚Äì an automatic tool to deploy DNNs on low cost MCUs with typically less than 1MB of on-chip SRAM memory. DORY abstracts tiling as a Constraint Programming (CP) problem: it maximizes L1 memory utilization under the topological constraints imposed by each DNN layer. Then, it generates ANSI C code to orchestrate off- and on-chip transfers and computation phases. Furthermore, to maximize speed, DORY augments the CP formulation with heuristics promoting performance-effective tile sizes. As a case study for DORY, we target GreenWaves Technologies GAP8, one of the most advanced parallel ultra-low power MCU-class devices on the market. On this device, DORY achieves up to 2.5√ó\\times better MAC/cycle than the GreenWaves proprietary software solution and 18.1√ó\\times better than the state-of-the-art result on an STM32-H743 MCU on single layers. Using our tool, GAP-8 can perform end-to-end inference of a 1.0-MobileNet-128 network consuming just 63 pJ/MAC on average @ 4.3 fps ‚Äì 15.4√ó\\times better than an STM32-H743. We release all our developments ‚Äì the DORY framework, the optimized backend kernels, and the related heuristics ‚Äì as open-source software.\n\n{retrieved_text}\n\nGenerate exactly 45 most likely reference titles for this paper. Focus on papers that are directly related to the research topic, provide foundational background, present similar methodologies, or address related problems.\n\nCRITICAL: Each title must appear exactly once. Do not repeat any title.\n\nIMPORTANT: You must respond with ONLY valid JSON in this exact format:\n{\n    \"titles\": [\n        \"Reference Title 1\",\n        \"Reference Title 2\",\n        \"Reference Title 3\",\n        \"Reference Title 4\",\n        \"Reference Title 45\"\n    ],\n    \"reasoning\": \"Explain why you chose these specific references based on the paper's title, abstract, and retrieved papers. This helps prevent hallucination and ensures relevance.\"\n}\n\nDo not include any text before or after the JSON. Do not include authors, venues, or years - only the paper titles. The reasoning field is required to explain your prediction logic."
    },
    {
      "role": "assistant",
      "content": "{\n    \"titles\": [\n        \"Machine learning for internet of things data analysis: a survey\",\n        \"UAV-based IoT platform: A crowd surveillance use case\",\n        \"Robust Real-Time Embedded EMG Recognition Framework Using Temporal Convolutional Networks on a Multicore IoT Processor\",\n        \"An overview of Internet of Things (IoT) and data analytics in agriculture: Benefits and challenges\",\n        \"A 64mW DNN-based Visual Navigation Engine for Autonomous Nano-Drones\",\n        \"An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics\",\n        \"The Memory Challenge in Ultra-Low Power Deep Learning\",\n        \"Ifq-net: Integrated fixed-point quantization networks for embedded vision\",\n        \"Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks\",\n        \"A Ultra-Low-Energy Convolution Engine for Fast Brain-Inspired Vision in Multicore Clusters\",\n        \"Hardware for machine learning: Challenges and opportunities\",\n        \"XpulpNN: Accelerating Quantized Neural Networkson on RISC-V Processors Through ISA Extensions\",\n        \"A 2.9TOPS/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems\",\n        \"PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors\",\n        \"PULP: A Ultra-Low Power Parallel Accelerator for Energy-Efficient and Flexible Embedded Vision\",\n        \"Cypress DRAM\",\n        \"Optimizing two-dimensional DMA transfers for scratchpad Based MPSoCs platforms\",\n        \"Adrenaline: An openvx environment to optimize embedded vision applications on many-core accelerators\",\n        \"Optimal tiling strategy for memory bandwidth reduction for cnns\",\n        \"Memory-centric accelerator design for convolutional neural networks\",\n        \"Tensorflow lite micro: Embedded machine learning on tinyml systems\",\n        \"X-CUBE-AI\",\n        \"GAP-8: A RISC-V SoC for AI at the Edge of the IoT\",\n        \"Data movement is all you need: A case study of transformer networks\",\n        \"Dmazerunner: Executing perfectly nested loops on dataflow accelerators\",\n        \"Maestro: A data-centric approach to understand reuse, performance, and hardware cost of dnn mappings\",\n        \"Interstellar: Using halide‚Äôs scheduling language to analyze dnn accelerators\",\n        \"Timeloop: A systematic approach to dnn accelerator evaluation\",\n        \"Larq: An Open-Source Library for Training Binarized Neural Networks\",\n        \"MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications\",\n        \"MobileNetV2: Inverted Residuals and Linear Bottlenecks\",\n        \"Efficientnet: Rethinking model scaling for convolutional neural networks\",\n        \"MCUNet: Tiny Deep Learning on IoT Devices\",\n        \"CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices\",\n        \"Pact: Parameterized Clipping Activation for Quantized Neural Networks\",\n        \"Cmsis-nn: Efficient neural network kernels for arm cortex-m cpus\",\n        \"Work-in-progress: Quantized nns as the definitive solution for inference on low-power arm mcus?\",\n        \"Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices\",\n        \"Tensorflow lite for microcontrollers\",\n        \"Technical Report: NEMO DNN Quantization for Deployment Model\",\n        \"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding\",\n        \"Mr.Wolf: An Energy-Precision Scalable Parallel Ultra Low Power SoC for IoT Edge Processing\",\n        \"A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters\",\n        \"Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters\",\n        \"Œºùúá\\\\muDMA: An autonomous I/O subsystem for IoT end-nodes\"\n    ],\n    \"reasoning\": \"Selected these 45 references because they represent foundational work and recent advances in DORY: Automatic End-to-End Deployment of Real-World DNNs on Low-Cost IoT MCUs, providing essential background knowledge and methodological foundations relevant to this research.\"\n}"
    }
  ],
  "format": "chatml"
}