$date
	Sun Oct 23 01:53:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#201034
b11 &
b11 %
1$
b11 !
1"
#201035
0"
#201038
b1010 &
b1010 %
#201042
b101 &
b101 %
#201046
b10000 &
b10000 %
#201050
b1000 &
b1000 %
#201054
b100 &
b100 %
#201058
b10 &
b10 %
#201062
b1 &
1#
b1 %
#201066
b0 &
b0 %
0#
0$
#1187638
b110 &
b110 %
1$
b110 !
1"
#1187639
0"
#1187642
b11 &
b11 %
#1187646
b1010 &
b1010 %
#1187650
b101 &
b101 %
#1187654
b10000 &
b10000 %
#1187658
b1000 &
b1000 %
#1187662
b100 &
b100 %
#1187666
b10 &
b10 %
#1187670
b1 &
1#
b1 %
#1187674
b0 &
b0 %
0#
0$
#2204355
b10110 !
1"
#2204358
b10110 &
b10110 %
1$
#2204359
0"
#2204362
b1011 &
b1011 %
#2204366
b100010 &
b100010 %
#2204370
b10001 &
b10001 %
#2204374
b110100 &
b110100 %
#2204378
b11010 &
b11010 %
#2204382
b1101 &
b1101 %
#2204386
b101000 &
b101000 %
#2204390
b10100 &
b10100 %
#2204394
b1010 &
b1010 %
#2204398
b101 &
b101 %
#2204402
b10000 &
b10000 %
#2204406
b1000 &
b1000 %
#2204410
b100 &
b100 %
#2204414
b10 &
b10 %
#2204418
b1 &
b1 %
1#
#2204422
b0 &
0#
b0 %
0$
#4500012
