<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p68" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_68{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_68{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_68{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_68{left:69px;bottom:1084px;}
#t5_68{left:95px;bottom:1088px;letter-spacing:-0.15px;}
#t6_68{left:142px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t7_68{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_68{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t9_68{left:95px;bottom:1037px;letter-spacing:-0.13px;}
#ta_68{left:69px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_68{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_68{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_68{left:69px;bottom:962px;letter-spacing:-0.13px;}
#te_68{left:101px;bottom:969px;}
#tf_68{left:116px;bottom:962px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tg_68{left:69px;bottom:936px;}
#th_68{left:95px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ti_68{left:172px;bottom:940px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_68{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tk_68{left:69px;bottom:896px;}
#tl_68{left:95px;bottom:900px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_68{left:229px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_68{left:95px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_68{left:95px;bottom:866px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tp_68{left:249px;bottom:873px;}
#tq_68{left:265px;bottom:866px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_68{left:69px;bottom:840px;}
#ts_68{left:95px;bottom:843px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tt_68{left:339px;bottom:843px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#tu_68{left:95px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_68{left:95px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tw_68{left:153px;bottom:816px;}
#tx_68{left:169px;bottom:810px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_68{left:69px;bottom:783px;}
#tz_68{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t10_68{left:222px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_68{left:95px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_68{left:358px;bottom:777px;}
#t13_68{left:374px;bottom:770px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t14_68{left:69px;bottom:744px;}
#t15_68{left:95px;bottom:747px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t16_68{left:392px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_68{left:95px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t18_68{left:424px;bottom:737px;}
#t19_68{left:440px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_68{left:95px;bottom:713px;letter-spacing:-0.22px;word-spacing:-0.19px;}
#t1b_68{left:69px;bottom:687px;}
#t1c_68{left:95px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1d_68{left:344px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_68{left:95px;bottom:674px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1f_68{left:95px;bottom:657px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1g_68{left:95px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_68{left:605px;bottom:647px;}
#t1i_68{left:620px;bottom:640px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_68{left:95px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1k_68{left:69px;bottom:597px;}
#t1l_68{left:95px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1m_68{left:284px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_68{left:95px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_68{left:95px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.38px;}
#t1p_68{left:317px;bottom:573px;}
#t1q_68{left:332px;bottom:567px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_68{left:69px;bottom:540px;}
#t1s_68{left:95px;bottom:544px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1t_68{left:359px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_68{left:95px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1v_68{left:641px;bottom:534px;}
#t1w_68{left:656px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_68{left:95px;bottom:510px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t1y_68{left:69px;bottom:486px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1z_68{left:69px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_68{left:69px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t21_68{left:69px;bottom:426px;}
#t22_68{left:95px;bottom:429px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t23_68{left:235px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t24_68{left:69px;bottom:403px;}
#t25_68{left:95px;bottom:406px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t26_68{left:212px;bottom:406px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t27_68{left:69px;bottom:380px;}
#t28_68{left:95px;bottom:383px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t29_68{left:209px;bottom:383px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t2a_68{left:95px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t2b_68{left:95px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t2c_68{left:69px;bottom:323px;}
#t2d_68{left:95px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2e_68{left:208px;bottom:327px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t2f_68{left:69px;bottom:300px;}
#t2g_68{left:95px;bottom:304px;letter-spacing:-0.17px;word-spacing:-0.87px;}
#t2h_68{left:391px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#t2i_68{left:95px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2j_68{left:69px;bottom:261px;}
#t2k_68{left:95px;bottom:264px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t2l_68{left:418px;bottom:264px;letter-spacing:-0.14px;word-spacing:-1.3px;}

.s1_68{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_68{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_68{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_68{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_68{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_68{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts68" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg68Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg68" style="-webkit-user-select: none;"><object width="935" height="1210" data="68/68.svg" type="image/svg+xml" id="pdf68" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_68" class="t s1_68">3-4 </span><span id="t2_68" class="t s1_68">Vol. 1 </span>
<span id="t3_68" class="t s2_68">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_68" class="t s3_68">• </span><span id="t5_68" class="t s4_68">Stack </span><span id="t6_68" class="t s5_68">— To support procedure or subroutine calls and the passing of parameters between procedures or </span>
<span id="t7_68" class="t s5_68">subroutines, a stack and stack management resources are included in the execution environment. The stack </span>
<span id="t8_68" class="t s5_68">(not shown in Figure 3-1) is located in memory. See Section 6.2, “Stacks,” for more information about stack </span>
<span id="t9_68" class="t s5_68">structure. </span>
<span id="ta_68" class="t s5_68">In addition to the resources provided in the basic execution environment, the IA-32 architecture provides the </span>
<span id="tb_68" class="t s5_68">following resources as part of its system-level architecture. They provide extensive support for operating-system </span>
<span id="tc_68" class="t s5_68">and system-development software. Except for the I/O ports, the system resources are described in detail in the </span>
<span id="td_68" class="t s5_68">Intel </span>
<span id="te_68" class="t s6_68">® </span>
<span id="tf_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, Volumes 3A, 3B, 3C &amp; 3D. </span>
<span id="tg_68" class="t s3_68">• </span><span id="th_68" class="t s4_68">I/O ports </span><span id="ti_68" class="t s5_68">— The IA-32 architecture supports a transfers of data to and from input/output (I/O) ports. See </span>
<span id="tj_68" class="t s5_68">Chapter 19, “Input/Output,” in this volume. </span>
<span id="tk_68" class="t s3_68">• </span><span id="tl_68" class="t s4_68">Control registers </span><span id="tm_68" class="t s5_68">— The five control registers (CR0 through CR4) determine the operating mode of the </span>
<span id="tn_68" class="t s5_68">processor and the characteristics of the currently executing task. See Chapter 2, “System Architecture </span>
<span id="to_68" class="t s5_68">Overview,” in the Intel </span>
<span id="tp_68" class="t s6_68">® </span>
<span id="tq_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="tr_68" class="t s3_68">• </span><span id="ts_68" class="t s4_68">Memory management registers </span><span id="tt_68" class="t s5_68">— The GDTR, IDTR, task register, and LDTR specify the locations of data </span>
<span id="tu_68" class="t s5_68">structures used in protected mode memory management. See Chapter 2, “System Architecture Overview,” in </span>
<span id="tv_68" class="t s5_68">the Intel </span>
<span id="tw_68" class="t s6_68">® </span>
<span id="tx_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="ty_68" class="t s3_68">• </span><span id="tz_68" class="t s4_68">Debug registers </span><span id="t10_68" class="t s5_68">— The debug registers (DR0 through DR7) control and allow monitoring of the processor’s </span>
<span id="t11_68" class="t s5_68">debugging operations. See in the Intel </span>
<span id="t12_68" class="t s6_68">® </span>
<span id="t13_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t14_68" class="t s3_68">• </span><span id="t15_68" class="t s4_68">Memory type range registers (MTRRs) </span><span id="t16_68" class="t s5_68">— The MTRRs are used to assign memory types to regions of </span>
<span id="t17_68" class="t s5_68">memory. See the sections on MTRRs in the Intel </span>
<span id="t18_68" class="t s6_68">® </span>
<span id="t19_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t1a_68" class="t s5_68">Volumes 3A, 3B, 3C &amp; 3D. </span>
<span id="t1b_68" class="t s3_68">• </span><span id="t1c_68" class="t s4_68">Model-specific registers (MSRs) </span><span id="t1d_68" class="t s5_68">— The processor provides a variety of model-specific registers that are </span>
<span id="t1e_68" class="t s5_68">used to control and report on processor performance. Virtually all MSRs handle system related functions and </span>
<span id="t1f_68" class="t s5_68">are not accessible to an application program. One exception to this rule is the time-stamp counter. The MSRs </span>
<span id="t1g_68" class="t s5_68">are described in Chapter 2, “Model-Specific Registers (MSRs),” of the Intel </span>
<span id="t1h_68" class="t s6_68">® </span>
<span id="t1i_68" class="t s5_68">64 and IA-32 Architectures </span>
<span id="t1j_68" class="t s5_68">Software Developer’s Manual, Volume 4. </span>
<span id="t1k_68" class="t s3_68">• </span><span id="t1l_68" class="t s4_68">Machine check registers </span><span id="t1m_68" class="t s5_68">— The machine check registers consist of a set of control, status, and error- </span>
<span id="t1n_68" class="t s5_68">reporting MSRs that are used to detect and report on hardware (machine) errors. See Chapter 16, “Machine- </span>
<span id="t1o_68" class="t s5_68">Check Architecture,” of the Intel </span>
<span id="t1p_68" class="t s6_68">® </span>
<span id="t1q_68" class="t s5_68">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A. </span>
<span id="t1r_68" class="t s3_68">• </span><span id="t1s_68" class="t s4_68">Performance monitoring counters </span><span id="t1t_68" class="t s5_68">— The performance monitoring counters allow processor performance </span>
<span id="t1u_68" class="t s5_68">events to be monitored. See Chapter 20, “Performance Monitoring,” in the Intel </span>
<span id="t1v_68" class="t s6_68">® </span>
<span id="t1w_68" class="t s5_68">64 and IA-32 Architectures </span>
<span id="t1x_68" class="t s5_68">Software Developer’s Manual, Volume 3B. </span>
<span id="t1y_68" class="t s5_68">The remainder of this chapter describes the organization of memory and the address space, the basic program </span>
<span id="t1z_68" class="t s5_68">execution registers, and addressing modes. Refer to the following chapters in this volume for descriptions of the </span>
<span id="t20_68" class="t s5_68">other program execution resources shown in Figure 3-1: </span>
<span id="t21_68" class="t s3_68">• </span><span id="t22_68" class="t s4_68">x87 FPU registers </span><span id="t23_68" class="t s5_68">— See Chapter 8, “Programming with the x87 FPU.” </span>
<span id="t24_68" class="t s3_68">• </span><span id="t25_68" class="t s4_68">MMX Registers </span><span id="t26_68" class="t s5_68">— See Chapter 9, “Programming with Intel® MMX™ Technology.” </span>
<span id="t27_68" class="t s3_68">• </span><span id="t28_68" class="t s4_68">XMM registers </span><span id="t29_68" class="t s5_68">— See Chapter 10, “Programming with Intel® Streaming SIMD Extensions (Intel® SSE),” </span>
<span id="t2a_68" class="t s5_68">Chapter 11, “Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2),” and Chapter 12, </span>
<span id="t2b_68" class="t s5_68">“Programming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI.” </span>
<span id="t2c_68" class="t s3_68">• </span><span id="t2d_68" class="t s4_68">YMM registers </span><span id="t2e_68" class="t s5_68">— See Chapter 14, “Programming with Intel® AVX, FMA, and Intel® AVX2.” </span>
<span id="t2f_68" class="t s3_68">• </span><span id="t2g_68" class="t s4_68">BND registers, BNDCFGU, BNDSTATUS </span><span id="t2h_68" class="t s5_68">— See Chapter 13, “Managing State Using the XSAVE Feature Set,” </span>
<span id="t2i_68" class="t s5_68">and Appendix E, “Intel® Memory Protection Extensions.” </span>
<span id="t2j_68" class="t s3_68">• </span><span id="t2k_68" class="t s4_68">Stack implementation and procedure calls </span><span id="t2l_68" class="t s5_68">— See Chapter 6, “Procedure Calls, Interrupts, and Exceptions.” </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
