DECLARE PLUGIN "vcpu.plugin"

{
  open Stdarg
}

VERNAC COMMAND EXTEND VcpuDefine CLASSIFIED AS SIDEFF
| [ "Vcpu" "Derive" "Encode" "for" constr(input_typ) ] ->
  {
    Compiler.entry_derive_encode input_typ
  }
| [ "Test" ] ->
  {
    Compiler.entry_test ()
  }
| [ "Compile" ident(input_id) ] ->
  {
    Compiler.entry_compile input_id
  }
END
