
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.5.6
// timestamp : Mon Sep 20 15:10:19 2021 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /scratch/compliance_fd/riscv-ctg/sample_cgfs/sample_cgfs_fext/RV64D/rv64d_fmul.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2021. IIT Madras. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmul.d instruction of the RISC-V FD extension for the fmul_b2 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IFD")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*);check ISA:=regex(.*I.*D.*);def TEST_CASE_1=True;",d_fmul_b2)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x16,test_fp)
RVTEST_SIGBASE(x15,signature_x15_1)

inst_0:
// rs1 != rs2  and rs1 != rd and rs2 != rd, rs1==f11, rs2==f24, rd==f12, fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000008 and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f11; op2:f24; dest:f12; op1val:0x8; op2val:0x3fc0000000000000; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f11, f24, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_1:
// rs1 == rd != rs2, rs1==f20, rs2==f9, rd==f20, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000002d and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffbfffa5 and rm_val == 0  
// opcode: fmul.d ; op1:f20; op2:f9; dest:f20; op1val:0x7fe000000000002d; op2val:0xbfffffffffbfffa5; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f20, f20, f9, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_2:
// rs2 == rd != rs1, rs1==f0, rs2==f19, rd==f19, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffdfff61 and rm_val == 0  
// opcode: fmul.d ; op1:f0; op2:f19; dest:f19; op1val:0x7fe000000000004f; op2val:0xbfffffffffdfff61; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f19, f0, f19, 0x0, 0, x16, 32, x17, x15, 32, x18)

inst_3:
// rs1 == rs2 == rd, rs1==f6, rs2==f6, rd==f6, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffeffff7 and rm_val == 0  
// opcode: fmul.d ; op1:f6; op2:f6; dest:f6; op1val:0x7fe0000000000004; op2val:0x7fe0000000000004; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f6, f6, f6, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_4:
// rs1 == rs2 != rd, rs1==f25, rs2==f25, rd==f7, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000041 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffff7ff7d and rm_val == 0  
// opcode: fmul.d ; op1:f25; op2:f25; dest:f7; op1val:0x7fe0000000000041; op2val:0x7fe0000000000041; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f7, f25, f25, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_5:
// rs1==f9, rs2==f18, rd==f17, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000003b and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffbff89 and rm_val == 0  
// opcode: fmul.d ; op1:f9; op2:f18; dest:f17; op1val:0x7fe000000000003b; op2val:0xbffffffffffbff89; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f17, f9, f18, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_6:
// rs1==f12, rs2==f27, rd==f3, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000057 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffdff51 and rm_val == 0  
// opcode: fmul.d ; op1:f12; op2:f27; dest:f3; op1val:0x7fe0000000000057; op2val:0xbffffffffffdff51; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f3, f12, f27, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_7:
// rs1==f27, rs2==f22, rd==f10, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffeff67 and rm_val == 0  
// opcode: fmul.d ; op1:f27; op2:f22; dest:f10; op1val:0x7fe000000000004c; op2val:0xbffffffffffeff67; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f10, f27, f22, 0x0, 0, x16, 112, x17, x15, 112, x18)

inst_8:
// rs1==f26, rs2==f29, rd==f28, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000009 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffff7fed and rm_val == 0  
// opcode: fmul.d ; op1:f26; op2:f29; dest:f28; op1val:0x7fe0000000000009; op2val:0xbfffffffffff7fed; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f28, f26, f29, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_9:
// rs1==f13, rs2==f4, rd==f0, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000056 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffbf53 and rm_val == 0  
// opcode: fmul.d ; op1:f13; op2:f4; dest:f0; op1val:0x7fe0000000000056; op2val:0xbfffffffffffbf53; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f0, f13, f4, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_10:
// rs1==f2, rs2==f12, rd==f1, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000003f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffdf81 and rm_val == 0  
// opcode: fmul.d ; op1:f2; op2:f12; dest:f1; op1val:0x7fe000000000003f; op2val:0xbfffffffffffdf81; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f1, f2, f12, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_11:
// rs1==f16, rs2==f15, rd==f27, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000002d and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffefa5 and rm_val == 0  
// opcode: fmul.d ; op1:f16; op2:f15; dest:f27; op1val:0x7fe000000000002d; op2val:0xbfffffffffffefa5; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f27, f16, f15, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_12:
// rs1==f29, rs2==f11, rd==f30, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000062 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffff73b and rm_val == 0  
// opcode: fmul.d ; op1:f29; op2:f11; dest:f30; op1val:0x7fe0000000000062; op2val:0xbffffffffffff73b; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f30, f29, f11, 0x0, 0, x16, 192, x17, x15, 192, x18)

inst_13:
// rs1==f30, rs2==f20, rd==f16, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffffb47 and rm_val == 0  
// opcode: fmul.d ; op1:f30; op2:f20; dest:f16; op1val:0x7fe000000000005c; op2val:0xbffffffffffffb47; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f16, f30, f20, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_14:
// rs1==f31, rs2==f14, rd==f4, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000017 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffffdd1 and rm_val == 0  
// opcode: fmul.d ; op1:f31; op2:f14; dest:f4; op1val:0x7fe0000000000017; op2val:0xbffffffffffffdd1; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f4, f31, f14, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_15:
// rs1==f21, rs2==f0, rd==f25, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000042 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffffffe7b and rm_val == 0  
// opcode: fmul.d ; op1:f21; op2:f0; dest:f25; op1val:0x7fe0000000000042; op2val:0xbffffffffffffe7b; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f25, f21, f0, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_16:
// rs1==f19, rs2==f31, rd==f26, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000003e and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffff03 and rm_val == 0  
// opcode: fmul.d ; op1:f19; op2:f31; dest:f26; op1val:0x7fe000000000003e; op2val:0xbfffffffffffff03; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f26, f19, f31, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_17:
// rs1==f24, rs2==f30, rd==f22, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000057 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffff11 and rm_val == 0  
// opcode: fmul.d ; op1:f24; op2:f30; dest:f22; op1val:0x7fe0000000000057; op2val:0xbfffffffffffff11; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f22, f24, f30, 0x0, 0, x16, 272, x17, x15, 272, x18)

inst_18:
// rs1==f4, rs2==f23, rd==f9, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000002 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffffdb and rm_val == 0  
// opcode: fmul.d ; op1:f4; op2:f23; dest:f9; op1val:0x7fe0000000000002; op2val:0xbfffffffffffffdb; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f9, f4, f23, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_19:
// rs1==f17, rs2==f1, rd==f11, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffff51 and rm_val == 0  
// opcode: fmul.d ; op1:f17; op2:f1; dest:f11; op1val:0x7fe000000000004f; op2val:0xbfffffffffffff51; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f11, f17, f1, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_20:
// rs1==f22, rs2==f5, rd==f2, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000019 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffffc5 and rm_val == 0  
// opcode: fmul.d ; op1:f22; op2:f5; dest:f2; op1val:0x7fe0000000000019; op2val:0xbfffffffffffffc5; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f2, f22, f5, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_21:
// rs1==f5, rs2==f7, rd==f15, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffff63 and rm_val == 0  
// opcode: fmul.d ; op1:f5; op2:f7; dest:f15; op1val:0x7fe000000000004c; op2val:0xbfffffffffffff63; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f15, f5, f7, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_22:
// rs1==f18, rs2==f13, rd==f31, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000024 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffffb5 and rm_val == 0  
// opcode: fmul.d ; op1:f18; op2:f13; dest:f31; op1val:0x7fe0000000000024; op2val:0xbfffffffffffffb5; valaddr_reg:x16; val_offset:352; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f31, f18, f13, 0x0, 0, x16, 352, x17, x15, 352, x18)

inst_23:
// rs1==f1, rs2==f17, rd==f18, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000063 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffffff38 and rm_val == 0  
// opcode: fmul.d ; op1:f1; op2:f17; dest:f18; op1val:0x7fe0000000000063; op2val:0xbfffffffffffff38; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f18, f1, f17, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_24:
// rs1==f8, rs2==f10, rd==f23, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000032 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffbfff9b and rm_val == 0  
// opcode: fmul.d ; op1:f8; op2:f10; dest:f23; op1val:0x7fe0000000000032; op2val:0x3fffffffffbfff9b; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f23, f8, f10, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_25:
// rs1==f14, rs2==f28, rd==f5, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000001c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffdfffc7 and rm_val == 0  
// opcode: fmul.d ; op1:f14; op2:f28; dest:f5; op1val:0x7fe000000000001c; op2val:0x3fffffffffdfffc7; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f5, f14, f28, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_26:
// rs1==f15, rs2==f8, rd==f24, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffefff63 and rm_val == 0  
// opcode: fmul.d ; op1:f15; op2:f8; dest:f24; op1val:0x7fe000000000004e; op2val:0x3fffffffffefff63; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f24, f15, f8, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_27:
// rs1==f23, rs2==f21, rd==f13, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffff7ff43 and rm_val == 0  
// opcode: fmul.d ; op1:f23; op2:f21; dest:f13; op1val:0x7fe000000000005e; op2val:0x3ffffffffff7ff43; valaddr_reg:x16; val_offset:432; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f13, f23, f21, 0x0, 0, x16, 432, x17, x15, 432, x18)

inst_28:
// rs1==f10, rs2==f3, rd==f29, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000034 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffbff97 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f3; dest:f29; op1val:0x7fe0000000000034; op2val:0x3ffffffffffbff97; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f29, f10, f3, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_29:
// rs1==f3, rs2==f26, rd==f14, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000000d and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffdffe5 and rm_val == 0  
// opcode: fmul.d ; op1:f3; op2:f26; dest:f14; op1val:0x7fe000000000000d; op2val:0x3ffffffffffdffe5; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f14, f3, f26, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_30:
// rs1==f7, rs2==f2, rd==f21, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000054 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffeff57 and rm_val == 0  
// opcode: fmul.d ; op1:f7; op2:f2; dest:f21; op1val:0x7fe0000000000054; op2val:0x3ffffffffffeff57; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f21, f7, f2, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_31:
// rs1==f28, rs2==f16, rd==f8, fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffff7f47 and rm_val == 0  
// opcode: fmul.d ; op1:f28; op2:f16; dest:f8; op1val:0x7fe000000000005c; op2val:0x3fffffffffff7f47; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f8, f28, f16, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_32:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000003c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffbf87 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000003c; op2val:0x3fffffffffffbf87; valaddr_reg:x16; val_offset:512; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 512, x17, x15, 512, x18)

inst_33:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000002 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffdffb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000002; op2val:0x3fffffffffffdffb; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_34:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000031 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffef9d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000031; op2val:0x3fffffffffffef9d; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_35:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000034 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffff797 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000034; op2val:0x3ffffffffffff797; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_36:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000050 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffb5f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000050; op2val:0x3ffffffffffffb5f; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_37:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000001d and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffdc5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000001d; op2val:0x3ffffffffffffdc5; valaddr_reg:x16; val_offset:592; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 592, x17, x15, 592, x18)

inst_38:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000062 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffe3b and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000062; op2val:0x3ffffffffffffe3b; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_39:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000055 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xffffffffffed5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000055; op2val:0x3ffffffffffffed5; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_40:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff07 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000005c; op2val:0x3fffffffffffff07; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_41:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000047 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff51 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000047; op2val:0x3fffffffffffff51; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_42:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000003d and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff75 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000003d; op2val:0x3fffffffffffff75; valaddr_reg:x16; val_offset:672; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 672, x17, x15, 672, x18)

inst_43:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005b and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff41 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000005b; op2val:0x3fffffffffffff41; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_44:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000005e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffff3f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000005e; op2val:0x3fffffffffffff3f; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_45:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000021 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffbb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000021; op2val:0x3fffffffffffffbb; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_46:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000024 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0xfffffffffffb6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000024; op2val:0x3fffffffffffffb6; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_47:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000007 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000003ffff9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000007; op2val:0xbff00000003ffff9; valaddr_reg:x16; val_offset:752; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 752, x17, x15, 752, x18)

inst_48:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000033 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000001fffcd and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000033; op2val:0xbff00000001fffcd; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_49:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000fffa1 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005f; op2val:0xbff00000000fffa1; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_50:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000004d and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000007ffb3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000004d; op2val:0xbff000000007ffb3; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_51:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005d and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000003ffa3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005d; op2val:0xbff000000003ffa3; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_52:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000003c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000001ffc4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000003c; op2val:0xbff000000001ffc4; valaddr_reg:x16; val_offset:832; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 832, x17, x15, 832, x18)

inst_53:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005e and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000000ffa2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005e; op2val:0xbff000000000ffa2; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_54:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000062 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000007f9e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000062; op2val:0xbff0000000007f9e; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_55:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000034 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000003fcc and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000034; op2val:0xbff0000000003fcc; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_56:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005b and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000001fa5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005b; op2val:0xbff0000000001fa5; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_57:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000015 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000feb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000015; op2val:0xbff0000000000feb; valaddr_reg:x16; val_offset:912; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 912, x17, x15, 912, x18)

inst_58:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000021 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000007df and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000021; op2val:0xbff00000000007df; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_59:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000003a4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005c; op2val:0xbff00000000003a4; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_60:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000043 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000001bd and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000043; op2val:0xbff00000000001bd; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_61:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000000d and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000000f3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000000d; op2val:0xbff00000000000f3; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_62:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000061 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000000001f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000061; op2val:0xbff000000000001f; valaddr_reg:x16; val_offset:992; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 992, x17, x15, 992, x18)

inst_63:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000014 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000000002c and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000014; op2val:0xbff000000000002c; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_64:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000025 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xffffffffffff6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000025; op2val:0xbfeffffffffffff6; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_65:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000017 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xffffffffffff2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000017; op2val:0xbfeffffffffffff2; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_66:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000002b and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffffba and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000002b; op2val:0xbfefffffffffffba; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_67:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000056 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffff5c and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000056; op2val:0xbfefffffffffff5c; valaddr_reg:x16; val_offset:1072; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1072, x17, x15, 1072, x18)

inst_68:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000001e and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffffc8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000001e; op2val:0xbfefffffffffffc8; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_69:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000026 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffffb6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000026; op2val:0xbfefffffffffffb6; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_70:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000005 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000003ffffb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000005; op2val:0x3ff00000003ffffb; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_71:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000001fffa8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000058; op2val:0x3ff00000001fffa8; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_72:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000009 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000ffff7 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000009; op2val:0x3ff00000000ffff7; valaddr_reg:x16; val_offset:1152; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1152, x17, x15, 1152, x18)

inst_73:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000013 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000007ffed and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000013; op2val:0x3ff000000007ffed; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_74:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000017 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000003ffe9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000017; op2val:0x3ff000000003ffe9; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_75:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000000a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000001fff6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000000a; op2val:0x3ff000000001fff6; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_76:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000004a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000000ffb6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000004a; op2val:0x3ff000000000ffb6; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_77:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000004b and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000007fb5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000004b; op2val:0x3ff0000000007fb5; valaddr_reg:x16; val_offset:1232; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1232, x17, x15, 1232, x18)

inst_78:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000003fa6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005a; op2val:0x3ff0000000003fa6; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_79:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000001fa6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005a; op2val:0x3ff0000000001fa6; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_80:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000047 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000fb9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000047; op2val:0x3ff0000000000fb9; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_81:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000004d and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000007b3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000004d; op2val:0x3ff00000000007b3; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_82:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000015 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000003eb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000015; op2val:0x3ff00000000003eb; valaddr_reg:x16; val_offset:1312; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1312, x17, x15, 1312, x18)

inst_83:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000033 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000001cd and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000033; op2val:0x3ff00000000001cd; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_84:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000000a8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000058; op2val:0x3ff00000000000a8; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_85:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000036 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000000004a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000036; op2val:0x3ff000000000004a; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_86:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005d and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffc6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005d; op2val:0x3fefffffffffffc6; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_87:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000044 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffb8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000044; op2val:0x3fefffffffffffb8; valaddr_reg:x16; val_offset:1392; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1392, x17, x15, 1392, x18)

inst_88:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000023 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffda and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000023; op2val:0x3fefffffffffffda; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_89:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000013 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffea and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000013; op2val:0x3fefffffffffffea; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_90:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000002e and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffac and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000002e; op2val:0x3fefffffffffffac; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_91:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x0000000000040 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff84 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10000000000040; op2val:0x3fefffffffffff84; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_92:
// fs1 == 0 and fe1 == 0x001 and fm1 == 0x000000000005d and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff48 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1000000000005d; op2val:0x3fefffffffffff48; valaddr_reg:x16; val_offset:1472; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1472, x17, x15, 1472, x18)

inst_93:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003d and fs2 == 1 and fe2 == 0x42d and fm2 == 0x0c9714f79b474 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3d; op2val:0xc2d0c9714f79b474; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_94:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000050 and fs2 == 1 and fe2 == 0x42c and fm2 == 0x9999999666665 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x50; op2val:0xc2c9999999666665; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_95:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000e and fs2 == 1 and fe2 == 0x42f and fm2 == 0x249249236db6d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xe; op2val:0xc2f249249236db6d; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_96:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001c and fs2 == 1 and fe2 == 0x42e and fm2 == 0x24924923fffff and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1c; op2val:0xc2e24924923fffff; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_97:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000053 and fs2 == 1 and fe2 == 0x42c and fm2 == 0x8acb90f65c87a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x53; op2val:0xc2c8acb90f65c87a; valaddr_reg:x16; val_offset:1552; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1552, x17, x15, 1552, x18)

inst_98:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x42c and fm2 == 0x9ec8e950cf646 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4f; op2val:0xc2c9ec8e950cf646; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_99:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000010 and fs2 == 1 and fe2 == 0x42e and fm2 == 0xffffffffdfffe and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10; op2val:0xc2effffffffdfffe; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_100:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000021 and fs2 == 1 and fe2 == 0x42d and fm2 == 0xf07c1f07b26c8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x21; op2val:0xc2df07c1f07b26c8; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_101:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000033 and fs2 == 1 and fe2 == 0x42d and fm2 == 0x414141413c3c3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x33; op2val:0xc2d414141413c3c3; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_102:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000061 and fs2 == 1 and fe2 == 0x42c and fm2 == 0x51d07eae2cdda and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x61; op2val:0xc2c51d07eae2cdda; valaddr_reg:x16; val_offset:1632; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1632, x17, x15, 1632, x18)

inst_103:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003c and fs2 == 1 and fe2 == 0x42d and fm2 == 0x111111110ffff and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3c; op2val:0xc2d111111110ffff; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_104:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000033 and fs2 == 1 and fe2 == 0x42d and fm2 == 0x4141414140a09 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x33; op2val:0xc2d4141414140a09; valaddr_reg:x16; val_offset:1664; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1664, x17, x15, 1664, x18)

inst_105:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004a and fs2 == 1 and fe2 == 0x42c and fm2 == 0xbacf914c1b3e3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4a; op2val:0xc2cbacf914c1b3e3; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_106:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000019 and fs2 == 1 and fe2 == 0x42e and fm2 == 0x47ae147ae11ea and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x19; op2val:0xc2e47ae147ae11ea; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_107:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000061 and fs2 == 1 and fe2 == 0x42c and fm2 == 0x51d07eae2f6c2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x61; op2val:0xc2c51d07eae2f6c2; valaddr_reg:x16; val_offset:1712; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1712, x17, x15, 1712, x18)

inst_108:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000a and fs2 == 1 and fe2 == 0x42f and fm2 == 0x99999999998cb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xa; op2val:0xc2f99999999998cb; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_109:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000028 and fs2 == 1 and fe2 == 0x42d and fm2 == 0x9999999999932 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x28; op2val:0xc2d9999999999932; valaddr_reg:x16; val_offset:1744; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1744, x17, x15, 1744, x18)

inst_110:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x430 and fm2 == 0xfffffffffffbe and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4; op2val:0xc30fffffffffffbe; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_111:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x432 and fm2 == 0xfffffffffffde and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1; op2val:0xc32fffffffffffde; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_112:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x42c and fm2 == 0x9ec8e951033cb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4f; op2val:0xc2c9ec8e951033cb; valaddr_reg:x16; val_offset:1792; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1792, x17, x15, 1792, x18)

inst_113:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001b and fs2 == 1 and fe2 == 0x42e and fm2 == 0x2f684bda12f62 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1b; op2val:0xc2e2f684bda12f62; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_114:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003f and fs2 == 1 and fe2 == 0x42d and fm2 == 0x041041041040d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f; op2val:0xc2d041041041040d; valaddr_reg:x16; val_offset:1824; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1824, x17, x15, 1824, x18)

inst_115:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000035 and fs2 == 1 and fe2 == 0x42d and fm2 == 0x3521cfb2b78bf and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x35; op2val:0xc2d3521cfb2b78bf; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_116:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003a and fs2 == 0 and fe2 == 0x42d and fm2 == 0x1a7b960d3dcaf and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3a; op2val:0x42d1a7b960d3dcaf; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_117:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000057 and fs2 == 0 and fe2 == 0x42c and fm2 == 0x78a4c8149902e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x57; op2val:0x42c78a4c8149902e; valaddr_reg:x16; val_offset:1872; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1872, x17, x15, 1872, x18)

inst_118:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000028 and fs2 == 0 and fe2 == 0x42d and fm2 == 0x99999997ffffe and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x28; op2val:0x42d99999997ffffe; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_119:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000d and fs2 == 0 and fe2 == 0x42f and fm2 == 0x3b13b13a76275 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xd; op2val:0x42f3b13b13a76275; valaddr_reg:x16; val_offset:1904; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1904, x17, x15, 1904, x18)

inst_120:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x42c and fm2 == 0x745d1745745d0 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x58; op2val:0x42c745d1745745d0; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_121:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000028 and fs2 == 0 and fe2 == 0x42d and fm2 == 0x9999999966665 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x28; op2val:0x42d9999999966665; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_122:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000059 and fs2 == 0 and fe2 == 0x42c and fm2 == 0x702e05c0a1141 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x59; op2val:0x42c702e05c0a1141; valaddr_reg:x16; val_offset:1952; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1952, x17, x15, 1952, x18)

inst_123:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002f and fs2 == 0 and fe2 == 0x42d and fm2 == 0x5c9882b92620a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2f; op2val:0x42d5c9882b92620a; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_124:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000010 and fs2 == 0 and fe2 == 0x42e and fm2 == 0xfffffffff7ffe and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x10; op2val:0x42efffffffff7ffe; valaddr_reg:x16; val_offset:1984; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1984, x17, x15, 1984, x18)

inst_125:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000003 and fs2 == 0 and fe2 == 0x431 and fm2 == 0x5555555552aa9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3; op2val:0x4315555555552aa9; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_126:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003e and fs2 == 0 and fe2 == 0x42d and fm2 == 0x084210841ffff and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3e; op2val:0x42d084210841ffff; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_2)

inst_127:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000d and fs2 == 0 and fe2 == 0x42f and fm2 == 0x3b13b13b1313a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xd; op2val:0x42f3b13b13b1313a; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_128:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004b and fs2 == 0 and fe2 == 0x42c and fm2 == 0xb4e81b4e81479 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4b; op2val:0x42cb4e81b4e81479; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_129:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000036 and fs2 == 0 and fe2 == 0x42d and fm2 == 0x2f684bda12d08 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x36; op2val:0x42d2f684bda12d08; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 32, x17, x15, 32, x18)

inst_130:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004c and fs2 == 0 and fe2 == 0x42c and fm2 == 0xaf286bca1ad78 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4c; op2val:0x42caf286bca1ad78; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_131:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000003 and fs2 == 0 and fe2 == 0x431 and fm2 == 0x55555555554a9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3; op2val:0x43155555555554a9; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_132:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000037 and fs2 == 0 and fe2 == 0x42d and fm2 == 0x29e4129e41253 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x37; op2val:0x42d29e4129e41253; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_133:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005e and fs2 == 0 and fe2 == 0x42c and fm2 == 0x5c9882b93102a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5e; op2val:0x42c5c9882b93102a; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_134:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000062 and fs2 == 0 and fe2 == 0x42c and fm2 == 0x4e5e0a72f0523 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x62; op2val:0x42c4e5e0a72f0523; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 112, x17, x15, 112, x18)

inst_135:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001c and fs2 == 0 and fe2 == 0x42e and fm2 == 0x2492492492488 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1c; op2val:0x42e2492492492488; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_136:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000053 and fs2 == 0 and fe2 == 0x42c and fm2 == 0x8acb90f6bf3a2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x53; op2val:0x42c8acb90f6bf3a2; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_137:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000028 and fs2 == 0 and fe2 == 0x42d and fm2 == 0x9999999999995 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x28; op2val:0x42d9999999999995; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_138:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003c and fs2 == 0 and fe2 == 0x42d and fm2 == 0x111111111110f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3c; op2val:0x42d111111111110f; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_139:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000043 and fs2 == 1 and fe2 == 0x40e and fm2 == 0xe913226357e17 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x43; op2val:0xc0ee913226357e17; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 192, x17, x15, 192, x18)

inst_140:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001c and fs2 == 1 and fe2 == 0x40f and fm2 == 0x2492524924925 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1c; op2val:0xc0f2492524924925; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_141:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001e and fs2 == 1 and fe2 == 0x40e and fm2 == 0x1111222222222 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1e; op2val:0xc0e1111222222222; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_142:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000018 and fs2 == 1 and fe2 == 0x40d and fm2 == 0x5555800000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x18; op2val:0xc0d5555800000000; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_143:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000d and fs2 == 1 and fe2 == 0x40d and fm2 == 0x3b14000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xd; op2val:0xc0d3b14000000000; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_144:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001f and fs2 == 1 and fe2 == 0x40b and fm2 == 0x084294a5294a5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1f; op2val:0xc0b084294a5294a5; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 272, x17, x15, 272, x18)

inst_145:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005d and fs2 == 1 and fe2 == 0x408 and fm2 == 0x6059765d9765e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5d; op2val:0xc086059765d9765e; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_146:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000f and fs2 == 1 and fe2 == 0x40a and fm2 == 0x1113333333333 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xf; op2val:0xc0a1113333333333; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_147:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000035 and fs2 == 1 and fe2 == 0x407 and fm2 == 0x3526a439f656f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x35; op2val:0xc073526a439f656f; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_148:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000005 and fs2 == 1 and fe2 == 0x409 and fm2 == 0x99a6666666666 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5; op2val:0xc0999a6666666666; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_149:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x40b and fm2 == 0x0010000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1; op2val:0xc0b0010000000000; valaddr_reg:x16; val_offset:352; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 352, x17, x15, 352, x18)

inst_150:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000044 and fs2 == 1 and fe2 == 0x403 and fm2 == 0xe21e1e1e1e1e2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x44; op2val:0xc03e21e1e1e1e1e2; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_151:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000037 and fs2 == 1 and fe2 == 0x403 and fm2 == 0x2a2e8ba2e8ba3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x37; op2val:0xc032a2e8ba2e8ba3; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)

inst_152:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000021 and fs2 == 1 and fe2 == 0x402 and fm2 == 0xf1745d1745d17 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x21; op2val:0xc02f1745d1745d17; valaddr_reg:x16; val_offset:400; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 400, x17, x15, 400, x18)

inst_153:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005b and fs2 == 1 and fe2 == 0x400 and fm2 == 0x697e97e97e97f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5b; op2val:0xc00697e97e97e97f; valaddr_reg:x16; val_offset:416; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 416, x17, x15, 416, x18)

inst_154:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000050 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x9cccccccccccd and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x50; op2val:0xbff9cccccccccccd; valaddr_reg:x16; val_offset:432; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 432, x17, x15, 432, x18)

inst_155:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004c and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xb5e50d79435e5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4c; op2val:0xbfeb5e50d79435e5; valaddr_reg:x16; val_offset:448; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 448, x17, x15, 448, x18)

inst_156:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000021 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x21; op2val:0xbff0000000000000; valaddr_reg:x16; val_offset:464; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 464, x17, x15, 464, x18)

inst_157:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000039 and fs2 == 1 and fe2 == 0x3fd and fm2 == 0x31674c59d3167 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x39; op2val:0xbfd31674c59d3167; valaddr_reg:x16; val_offset:480; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 480, x17, x15, 480, x18)

inst_158:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001e and fs2 == 1 and fe2 == 0x3fd and fm2 == 0x3333333333333 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1e; op2val:0xbfd3333333333333; valaddr_reg:x16; val_offset:496; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 496, x17, x15, 496, x18)

inst_159:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000005 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5; op2val:0xbff0000000000000; valaddr_reg:x16; val_offset:512; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 512, x17, x15, 512, x18)

inst_160:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000042 and fs2 == 1 and fe2 == 0x3fa and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x42; op2val:0xbfa745d1745d1746; valaddr_reg:x16; val_offset:528; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 528, x17, x15, 528, x18)

inst_161:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000052 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000008000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x52; op2val:0x8000; valaddr_reg:x16; val_offset:544; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 544, x17, x15, 544, x18)

inst_162:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000d and fs2 == 0 and fe2 == 0x411 and fm2 == 0x3b13b62762762 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xd; op2val:0x4113b13b62762762; valaddr_reg:x16; val_offset:560; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 560, x17, x15, 560, x18)

inst_163:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000015 and fs2 == 0 and fe2 == 0x40f and fm2 == 0x86186db6db6db and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x15; op2val:0x40f86186db6db6db; valaddr_reg:x16; val_offset:576; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 576, x17, x15, 576, x18)

inst_164:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000005 and fs2 == 0 and fe2 == 0x410 and fm2 == 0x9999b33333333 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5; op2val:0x4109999b33333333; valaddr_reg:x16; val_offset:592; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 592, x17, x15, 592, x18)

inst_165:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000008 and fs2 == 0 and fe2 == 0x40f and fm2 == 0x0000200000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x8; op2val:0x40f0000200000000; valaddr_reg:x16; val_offset:608; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 608, x17, x15, 608, x18)

inst_166:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000012 and fs2 == 0 and fe2 == 0x40c and fm2 == 0xc71ce38e38e39 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x12; op2val:0x40cc71ce38e38e39; valaddr_reg:x16; val_offset:624; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 624, x17, x15, 624, x18)

inst_167:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005a and fs2 == 0 and fe2 == 0x409 and fm2 == 0x6c17777777777 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5a; op2val:0x4096c17777777777; valaddr_reg:x16; val_offset:640; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 640, x17, x15, 640, x18)

inst_168:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000054 and fs2 == 0 and fe2 == 0x408 and fm2 == 0x8619e79e79e7a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x54; op2val:0x4088619e79e79e7a; valaddr_reg:x16; val_offset:656; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 656, x17, x15, 656, x18)

inst_169:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000004e and fs2 == 0 and fe2 == 0x407 and fm2 == 0xa41d89d89d89e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x4e; op2val:0x407a41d89d89d89e; valaddr_reg:x16; val_offset:672; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 672, x17, x15, 672, x18)

inst_170:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000022 and fs2 == 0 and fe2 == 0x407 and fm2 == 0xe1e9696969697 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x22; op2val:0x407e1e9696969697; valaddr_reg:x16; val_offset:688; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 688, x17, x15, 688, x18)

inst_171:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000013 and fs2 == 0 and fe2 == 0x407 and fm2 == 0xaf35e50d79436 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x13; op2val:0x407af35e50d79436; valaddr_reg:x16; val_offset:704; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 704, x17, x15, 704, x18)

inst_172:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000042 and fs2 == 0 and fe2 == 0x404 and fm2 == 0xf09b26c9b26ca and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x42; op2val:0x404f09b26c9b26ca; valaddr_reg:x16; val_offset:720; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 720, x17, x15, 720, x18)

inst_173:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000033 and fs2 == 0 and fe2 == 0x404 and fm2 == 0x4169696969697 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x33; op2val:0x4044169696969697; valaddr_reg:x16; val_offset:736; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 736, x17, x15, 736, x18)

inst_174:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000043 and fs2 == 0 and fe2 == 0x402 and fm2 == 0xe98d5f85bb395 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x43; op2val:0x402e98d5f85bb395; valaddr_reg:x16; val_offset:752; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 752, x17, x15, 752, x18)

inst_175:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003a and fs2 == 0 and fe2 == 0x402 and fm2 == 0x1b08d3dcb08d4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3a; op2val:0x4021b08d3dcb08d4; valaddr_reg:x16; val_offset:768; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 768, x17, x15, 768, x18)

inst_176:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000e and fs2 == 0 and fe2 == 0x403 and fm2 == 0x25b6db6db6db7 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xe; op2val:0x40325b6db6db6db7; valaddr_reg:x16; val_offset:784; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 784, x17, x15, 784, x18)

inst_177:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x7745d1745d174 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x58; op2val:0x3ff7745d1745d174; valaddr_reg:x16; val_offset:800; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 800, x17, x15, 800, x18)

inst_178:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000c and fs2 == 0 and fe2 == 0x401 and fm2 == 0x5aaaaaaaaaaab and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xc; op2val:0x4015aaaaaaaaaaab; valaddr_reg:x16; val_offset:816; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 816, x17, x15, 816, x18)

inst_179:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003d and fs2 == 0 and fe2 == 0x3fe and fm2 == 0x14fbcda3ac10d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3d; op2val:0x3fe14fbcda3ac10d; valaddr_reg:x16; val_offset:832; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 832, x17, x15, 832, x18)

inst_180:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005b and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x7e97e97e97e98 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5b; op2val:0x3fc7e97e97e97e98; valaddr_reg:x16; val_offset:848; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 848, x17, x15, 848, x18)

inst_181:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000034 and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x6276276276276 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x34; op2val:0x3fc6276276276276; valaddr_reg:x16; val_offset:864; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 864, x17, x15, 864, x18)

inst_182:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000022 and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x2d2d2d2d2d2d3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x22; op2val:0x3fc2d2d2d2d2d2d3; valaddr_reg:x16; val_offset:880; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 880, x17, x15, 880, x18)

inst_183:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005f and fs2 == 0 and fe2 == 0x3fa and fm2 == 0x02b1da46102b2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5f; op2val:0x3fa02b1da46102b2; valaddr_reg:x16; val_offset:896; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 896, x17, x15, 896, x18)

inst_184:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000063 and fs2 == 0 and fe2 == 0x000 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x63; op2val:0x0; valaddr_reg:x16; val_offset:912; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 912, x17, x15, 912, x18)

inst_185:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000003a and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000003fffc6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000003a; op2val:0xbff00000003fffc6; valaddr_reg:x16; val_offset:928; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 928, x17, x15, 928, x18)

inst_186:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000001ffffc and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000004; op2val:0xbff00000001ffffc; valaddr_reg:x16; val_offset:944; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 944, x17, x15, 944, x18)

inst_187:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000002c and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000fffd4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000002c; op2val:0xbff00000000fffd4; valaddr_reg:x16; val_offset:960; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 960, x17, x15, 960, x18)

inst_188:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000000f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000007fff1 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000000f; op2val:0xbff000000007fff1; valaddr_reg:x16; val_offset:976; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 976, x17, x15, 976, x18)

inst_189:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000060 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000003ffa0 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000060; op2val:0xbff000000003ffa0; valaddr_reg:x16; val_offset:992; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 992, x17, x15, 992, x18)

inst_190:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000001ffb1 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000004f; op2val:0xbff000000001ffb1; valaddr_reg:x16; val_offset:1008; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1008, x17, x15, 1008, x18)

inst_191:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000001 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000000ffff and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000001; op2val:0xbff000000000ffff; valaddr_reg:x16; val_offset:1024; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1024, x17, x15, 1024, x18)

inst_192:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000014 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000007fec and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000014; op2val:0xbff0000000007fec; valaddr_reg:x16; val_offset:1040; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1040, x17, x15, 1040, x18)

inst_193:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000006 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000003ffa and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000006; op2val:0xbff0000000003ffa; valaddr_reg:x16; val_offset:1056; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1056, x17, x15, 1056, x18)

inst_194:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000032 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000001fce and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000032; op2val:0xbff0000000001fce; valaddr_reg:x16; val_offset:1072; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1072, x17, x15, 1072, x18)

inst_195:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000059 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000fa7 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000059; op2val:0xbff0000000000fa7; valaddr_reg:x16; val_offset:1088; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1088, x17, x15, 1088, x18)

inst_196:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000018 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000007e8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000018; op2val:0xbff00000000007e8; valaddr_reg:x16; val_offset:1104; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1104, x17, x15, 1104, x18)

inst_197:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000015 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000003eb and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000015; op2val:0xbff00000000003eb; valaddr_reg:x16; val_offset:1120; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1120, x17, x15, 1120, x18)

inst_198:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000021 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000001df and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000021; op2val:0xbff00000000001df; valaddr_reg:x16; val_offset:1136; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1136, x17, x15, 1136, x18)

inst_199:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000003 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x00000000000fd and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000003; op2val:0xbff00000000000fd; valaddr_reg:x16; val_offset:1152; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1152, x17, x15, 1152, x18)

inst_200:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000006 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x000000000007a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000006; op2val:0xbff000000000007a; valaddr_reg:x16; val_offset:1168; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1168, x17, x15, 1168, x18)

inst_201:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000009 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000037 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000009; op2val:0xbff0000000000037; valaddr_reg:x16; val_offset:1184; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1184, x17, x15, 1184, x18)

inst_202:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000000b and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x0000000000015 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000000b; op2val:0xbff0000000000015; valaddr_reg:x16; val_offset:1200; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1200, x17, x15, 1200, x18)

inst_203:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000057 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffff72 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000057; op2val:0xbfefffffffffff72; valaddr_reg:x16; val_offset:1216; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1216, x17, x15, 1216, x18)

inst_204:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000017 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffffe2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000017; op2val:0xbfefffffffffffe2; valaddr_reg:x16; val_offset:1232; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1232, x17, x15, 1232, x18)

inst_205:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000002f and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffffaa and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000002f; op2val:0xbfefffffffffffaa; valaddr_reg:x16; val_offset:1248; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1248, x17, x15, 1248, x18)

inst_206:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x0000000000005 and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xffffffffffffa and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f80000000000005; op2val:0xbfeffffffffffffa; valaddr_reg:x16; val_offset:1264; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1264, x17, x15, 1264, x18)

inst_207:
// fs1 == 0 and fe1 == 0x3f8 and fm1 == 0x000000000005c and fs2 == 1 and fe2 == 0x3fe and fm2 == 0xfffffffffff4a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f8000000000005c; op2val:0xbfefffffffffff4a; valaddr_reg:x16; val_offset:1280; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1280, x17, x15, 1280, x18)

inst_208:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000008 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000003ffff8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000008; op2val:0x3ff00000003ffff8; valaddr_reg:x16; val_offset:1296; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1296, x17, x15, 1296, x18)

inst_209:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000020 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000001fffe0 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000020; op2val:0x3ff00000001fffe0; valaddr_reg:x16; val_offset:1312; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1312, x17, x15, 1312, x18)

inst_210:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000012 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000fffee and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000012; op2val:0x3ff00000000fffee; valaddr_reg:x16; val_offset:1328; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1328, x17, x15, 1328, x18)

inst_211:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000061 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000007ff9f and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000061; op2val:0x3ff000000007ff9f; valaddr_reg:x16; val_offset:1344; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1344, x17, x15, 1344, x18)

inst_212:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000003ffa8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000058; op2val:0x3ff000000003ffa8; valaddr_reg:x16; val_offset:1360; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1360, x17, x15, 1360, x18)

inst_213:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000004c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000001ffb4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000004c; op2val:0x3ff000000001ffb4; valaddr_reg:x16; val_offset:1376; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1376, x17, x15, 1376, x18)

inst_214:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000007 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x000000000fff9 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000007; op2val:0x3ff000000000fff9; valaddr_reg:x16; val_offset:1392; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1392, x17, x15, 1392, x18)

inst_215:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000004a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000007fb6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000004a; op2val:0x3ff0000000007fb6; valaddr_reg:x16; val_offset:1408; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1408, x17, x15, 1408, x18)

inst_216:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000000e and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000003ff2 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000000e; op2val:0x3ff0000000003ff2; valaddr_reg:x16; val_offset:1424; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1424, x17, x15, 1424, x18)

inst_217:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000019 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000001fe7 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000019; op2val:0x3ff0000000001fe7; valaddr_reg:x16; val_offset:1440; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1440, x17, x15, 1440, x18)

inst_218:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000005d and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000fa3 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000005d; op2val:0x3ff0000000000fa3; valaddr_reg:x16; val_offset:1456; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1456, x17, x15, 1456, x18)

inst_219:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000000a and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000007f6 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000000a; op2val:0x3ff00000000007f6; valaddr_reg:x16; val_offset:1472; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1472, x17, x15, 1472, x18)

inst_220:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000003a8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000058; op2val:0x3ff00000000003a8; valaddr_reg:x16; val_offset:1488; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1488, x17, x15, 1488, x18)

inst_221:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000042 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000001be and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000042; op2val:0x3ff00000000001be; valaddr_reg:x16; val_offset:1504; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1504, x17, x15, 1504, x18)

inst_222:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000001b and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x00000000000e5 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000001b; op2val:0x3ff00000000000e5; valaddr_reg:x16; val_offset:1520; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1520, x17, x15, 1520, x18)

inst_223:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000028 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x0000000000058 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000028; op2val:0x3ff0000000000058; valaddr_reg:x16; val_offset:1536; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1536, x17, x15, 1536, x18)

inst_224:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000004c and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffe8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000004c; op2val:0x3fefffffffffffe8; valaddr_reg:x16; val_offset:1552; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1552, x17, x15, 1552, x18)

inst_225:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000054 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff98 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000054; op2val:0x3fefffffffffff98; valaddr_reg:x16; val_offset:1568; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1568, x17, x15, 1568, x18)

inst_226:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000043 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff9a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000043; op2val:0x3fefffffffffff9a; valaddr_reg:x16; val_offset:1584; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1584, x17, x15, 1584, x18)

inst_227:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000041 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff8e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000041; op2val:0x3fefffffffffff8e; valaddr_reg:x16; val_offset:1600; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1600, x17, x15, 1600, x18)

inst_228:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000027 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffba and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000027; op2val:0x3fefffffffffffba; valaddr_reg:x16; val_offset:1616; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1616, x17, x15, 1616, x18)

inst_229:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x000000000003e and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffff88 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff000000000003e; op2val:0x3fefffffffffff88; valaddr_reg:x16; val_offset:1632; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1632, x17, x15, 1632, x18)

inst_230:
// fs1 == 0 and fe1 == 0x3ff and fm1 == 0x0000000000023 and fs2 == 0 and fe2 == 0x3fe and fm2 == 0xfffffffffffbc and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3ff0000000000023; op2val:0x3fefffffffffffbc; valaddr_reg:x16; val_offset:1648; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1648, x17, x15, 1648, x18)

inst_231:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000016 and fs2 == 1 and fe2 == 0x410 and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x16; op2val:0xc10745d1745d1746; valaddr_reg:x16; val_offset:1664; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1664, x17, x15, 1664, x18)

inst_232:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002a and fs2 == 1 and fe2 == 0x40e and fm2 == 0x8618618618618 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2a; op2val:0xc0e8618618618618; valaddr_reg:x16; val_offset:1680; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1680, x17, x15, 1680, x18)

inst_233:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000055 and fs2 == 1 and fe2 == 0x40c and fm2 == 0x8181818181818 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x55; op2val:0xc0c8181818181818; valaddr_reg:x16; val_offset:1696; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1696, x17, x15, 1696, x18)

inst_234:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003b and fs2 == 1 and fe2 == 0x40c and fm2 == 0x15b1e5f75270d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3b; op2val:0xc0c15b1e5f75270d; valaddr_reg:x16; val_offset:1712; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1712, x17, x15, 1712, x18)

inst_235:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000048 and fs2 == 1 and fe2 == 0x40a and fm2 == 0xc71c71c71c71c and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x48; op2val:0xc0ac71c71c71c71c; valaddr_reg:x16; val_offset:1728; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1728, x17, x15, 1728, x18)

inst_236:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000049 and fs2 == 1 and fe2 == 0x409 and fm2 == 0xc0e070381c0e0 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x49; op2val:0xc09c0e070381c0e0; valaddr_reg:x16; val_offset:1744; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1744, x17, x15, 1744, x18)

inst_237:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003c and fs2 == 1 and fe2 == 0x409 and fm2 == 0x1111111111111 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3c; op2val:0xc091111111111111; valaddr_reg:x16; val_offset:1760; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1760, x17, x15, 1760, x18)

inst_238:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000055 and fs2 == 1 and fe2 == 0x407 and fm2 == 0x8181818181818 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x55; op2val:0xc078181818181818; valaddr_reg:x16; val_offset:1776; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1776, x17, x15, 1776, x18)

inst_239:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000042 and fs2 == 1 and fe2 == 0x406 and fm2 == 0xf07c1f07c1f08 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x42; op2val:0xc06f07c1f07c1f08; valaddr_reg:x16; val_offset:1792; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1792, x17, x15, 1792, x18)

inst_240:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000040 and fs2 == 1 and fe2 == 0x406 and fm2 == 0x0000000000000 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x40; op2val:0xc060000000000000; valaddr_reg:x16; val_offset:1808; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1808, x17, x15, 1808, x18)

inst_241:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003f and fs2 == 1 and fe2 == 0x405 and fm2 == 0x0410410410410 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3f; op2val:0xc050410410410410; valaddr_reg:x16; val_offset:1824; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1824, x17, x15, 1824, x18)

inst_242:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000044 and fs2 == 1 and fe2 == 0x403 and fm2 == 0xe1e1e1e1e1e1e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x44; op2val:0xc03e1e1e1e1e1e1e; valaddr_reg:x16; val_offset:1840; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1840, x17, x15, 1840, x18)

inst_243:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003c and fs2 == 1 and fe2 == 0x403 and fm2 == 0x1111111111111 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3c; op2val:0xc031111111111111; valaddr_reg:x16; val_offset:1856; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1856, x17, x15, 1856, x18)

inst_244:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000005c and fs2 == 1 and fe2 == 0x401 and fm2 == 0x642c8590b2164 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5c; op2val:0xc01642c8590b2164; valaddr_reg:x16; val_offset:1872; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1872, x17, x15, 1872, x18)

inst_245:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000061 and fs2 == 1 and fe2 == 0x400 and fm2 == 0x51d07eae2f815 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x61; op2val:0xc0051d07eae2f815; valaddr_reg:x16; val_offset:1888; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1888, x17, x15, 1888, x18)

inst_246:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000003a and fs2 == 1 and fe2 == 0x400 and fm2 == 0x1a7b9611a7b96 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x3a; op2val:0xc001a7b9611a7b96; valaddr_reg:x16; val_offset:1904; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1904, x17, x15, 1904, x18)

inst_247:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002e and fs2 == 1 and fe2 == 0x3ff and fm2 == 0x642c8590b2164 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2e; op2val:0xbff642c8590b2164; valaddr_reg:x16; val_offset:1920; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1920, x17, x15, 1920, x18)

inst_248:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002f and fs2 == 1 and fe2 == 0x3fe and fm2 == 0x5c9882b931057 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2f; op2val:0xbfe5c9882b931057; valaddr_reg:x16; val_offset:1936; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1936, x17, x15, 1936, x18)

inst_249:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000044 and fs2 == 1 and fe2 == 0x3fc and fm2 == 0xe1e1e1e1e1e1e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x44; op2val:0xbfce1e1e1e1e1e1e; valaddr_reg:x16; val_offset:1952; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1952, x17, x15, 1952, x18)

inst_250:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000036 and fs2 == 1 and fe2 == 0x3fc and fm2 == 0x2f684bda12f68 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x36; op2val:0xbfc2f684bda12f68; valaddr_reg:x16; val_offset:1968; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1968, x17, x15, 1968, x18)

inst_251:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000018 and fs2 == 1 and fe2 == 0x3fc and fm2 == 0x5555555555555 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x18; op2val:0xbfc5555555555555; valaddr_reg:x16; val_offset:1984; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 1984, x17, x15, 1984, x18)

inst_252:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000057 and fs2 == 1 and fe2 == 0x3f9 and fm2 == 0x78a4c8178a4c8 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x57; op2val:0xbf978a4c8178a4c8; valaddr_reg:x16; val_offset:2000; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2000, x17, x15, 2000, x18)

inst_253:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002f and fs2 == 1 and fe2 == 0x3f9 and fm2 == 0x5c9882b931057 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2f; op2val:0xbf95c9882b931057; valaddr_reg:x16; val_offset:2016; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 2016, x17, x15, 2016, x18)
addi x16,x16,2032
RVTEST_SIGBASE(x15,signature_x15_3)

inst_254:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000042 and fs2 == 0 and fe2 == 0x40e and fm2 == 0xf07c1f07c1f08 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x42; op2val:0x40ef07c1f07c1f08; valaddr_reg:x16; val_offset:0; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 0, x17, x15, 0, x18)

inst_255:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000017 and fs2 == 0 and fe2 == 0x40f and fm2 == 0x642c8590b2164 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x17; op2val:0x40f642c8590b2164; valaddr_reg:x16; val_offset:16; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 16, x17, x15, 16, x18)

inst_256:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000017 and fs2 == 0 and fe2 == 0x40e and fm2 == 0x642c8590b2164 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x17; op2val:0x40e642c8590b2164; valaddr_reg:x16; val_offset:32; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 32, x17, x15, 32, x18)

inst_257:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001e and fs2 == 0 and fe2 == 0x40d and fm2 == 0x1111111111111 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1e; op2val:0x40d1111111111111; valaddr_reg:x16; val_offset:48; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 48, x17, x15, 48, x18)

inst_258:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000017 and fs2 == 0 and fe2 == 0x40c and fm2 == 0x642c8590b2164 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x17; op2val:0x40c642c8590b2164; valaddr_reg:x16; val_offset:64; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 64, x17, x15, 64, x18)

inst_259:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000016 and fs2 == 0 and fe2 == 0x40b and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x16; op2val:0x40b745d1745d1746; valaddr_reg:x16; val_offset:80; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 80, x17, x15, 80, x18)

inst_260:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000037 and fs2 == 0 and fe2 == 0x409 and fm2 == 0x29e4129e4129e and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x37; op2val:0x40929e4129e4129e; valaddr_reg:x16; val_offset:96; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 96, x17, x15, 96, x18)

inst_261:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000029 and fs2 == 0 and fe2 == 0x408 and fm2 == 0x8f9c18f9c18fa and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x29; op2val:0x4088f9c18f9c18fa; valaddr_reg:x16; val_offset:112; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 112, x17, x15, 112, x18)

inst_262:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000002f and fs2 == 0 and fe2 == 0x407 and fm2 == 0x5c9882b931057 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x2f; op2val:0x4075c9882b931057; valaddr_reg:x16; val_offset:128; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 128, x17, x15, 128, x18)

inst_263:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000005 and fs2 == 0 and fe2 == 0x409 and fm2 == 0x999999999999a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5; op2val:0x409999999999999a; valaddr_reg:x16; val_offset:144; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 144, x17, x15, 144, x18)

inst_264:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000041 and fs2 == 0 and fe2 == 0x404 and fm2 == 0xf81f81f81f820 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x41; op2val:0x404f81f81f81f820; valaddr_reg:x16; val_offset:160; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 160, x17, x15, 160, x18)

inst_265:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000046 and fs2 == 0 and fe2 == 0x403 and fm2 == 0xd41d41d41d41d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x46; op2val:0x403d41d41d41d41d; valaddr_reg:x16; val_offset:176; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 176, x17, x15, 176, x18)

inst_266:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000042 and fs2 == 0 and fe2 == 0x402 and fm2 == 0xf07c1f07c1f08 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x42; op2val:0x402f07c1f07c1f08; valaddr_reg:x16; val_offset:192; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 192, x17, x15, 192, x18)

inst_267:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000033 and fs2 == 0 and fe2 == 0x402 and fm2 == 0x4141414141414 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x33; op2val:0x4024141414141414; valaddr_reg:x16; val_offset:208; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 208, x17, x15, 208, x18)

inst_268:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000038 and fs2 == 0 and fe2 == 0x401 and fm2 == 0x2492492492492 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x38; op2val:0x4012492492492492; valaddr_reg:x16; val_offset:224; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 224, x17, x15, 224, x18)

inst_269:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000058 and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x58; op2val:0x3ff745d1745d1746; valaddr_reg:x16; val_offset:240; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 240, x17, x15, 240, x18)

inst_270:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000005 and fs2 == 0 and fe2 == 0x402 and fm2 == 0x999999999999a and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x5; op2val:0x402999999999999a; valaddr_reg:x16; val_offset:256; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 256, x17, x15, 256, x18)

inst_271:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000001c and fs2 == 0 and fe2 == 0x3ff and fm2 == 0x2492492492492 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x1c; op2val:0x3ff2492492492492; valaddr_reg:x16; val_offset:272; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 272, x17, x15, 272, x18)

inst_272:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000021 and fs2 == 0 and fe2 == 0x3fd and fm2 == 0xf07c1f07c1f08 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x21; op2val:0x3fdf07c1f07c1f08; valaddr_reg:x16; val_offset:288; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 288, x17, x15, 288, x18)

inst_273:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000056 and fs2 == 0 and fe2 == 0x3fb and fm2 == 0x7d05f417d05f4 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x56; op2val:0x3fb7d05f417d05f4; valaddr_reg:x16; val_offset:304; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 304, x17, x15, 304, x18)

inst_274:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x0000000000016 and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x16; op2val:0x3fc745d1745d1746; valaddr_reg:x16; val_offset:320; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 320, x17, x15, 320, x18)

inst_275:
// fs1 == 0 and fe1 == 0x000 and fm1 == 0x000000000000b and fs2 == 0 and fe2 == 0x3fc and fm2 == 0x745d1745d1746 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0xb; op2val:0x3fc745d1745d1746; valaddr_reg:x16; val_offset:336; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 336, x17, x15, 336, x18)

inst_276:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x000000000004f and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffdfff61 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe000000000004f; op2val:0xbfffffffffdfff61; valaddr_reg:x16; val_offset:352; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 352, x17, x15, 352, x18)

inst_277:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000004 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xfffffffeffff7 and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000004; op2val:0xbfffffffffeffff7; valaddr_reg:x16; val_offset:368; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 368, x17, x15, 368, x18)

inst_278:
// fs1 == 0 and fe1 == 0x7fe and fm1 == 0x0000000000041 and fs2 == 1 and fe2 == 0x3ff and fm2 == 0xffffffff7ff7d and rm_val == 0  
// opcode: fmul.d ; op1:f10; op2:f11; dest:f12; op1val:0x7fe0000000000041; op2val:0xbffffffffff7ff7d; valaddr_reg:x16; val_offset:384; rmval:0x0; correctval:0; testreg:x18
TEST_FPRR_OP(fmul.d, f12, f10, f11, 0x0, 0, x16, 384, x17, x15, 384, x18)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_fp:
.dword 0x8
.dword 0x3fc0000000000000
.dword 0x7fe000000000002d
.dword 0xbfffffffffbfffa5
.dword 0x7fe000000000004f
.dword 0xbfffffffffdfff61
.dword 0x7fe0000000000004
.dword 0x7fe0000000000004
.dword 0x7fe0000000000041
.dword 0x7fe0000000000041
.dword 0x7fe000000000003b
.dword 0xbffffffffffbff89
.dword 0x7fe0000000000057
.dword 0xbffffffffffdff51
.dword 0x7fe000000000004c
.dword 0xbffffffffffeff67
.dword 0x7fe0000000000009
.dword 0xbfffffffffff7fed
.dword 0x7fe0000000000056
.dword 0xbfffffffffffbf53
.dword 0x7fe000000000003f
.dword 0xbfffffffffffdf81
.dword 0x7fe000000000002d
.dword 0xbfffffffffffefa5
.dword 0x7fe0000000000062
.dword 0xbffffffffffff73b
.dword 0x7fe000000000005c
.dword 0xbffffffffffffb47
.dword 0x7fe0000000000017
.dword 0xbffffffffffffdd1
.dword 0x7fe0000000000042
.dword 0xbffffffffffffe7b
.dword 0x7fe000000000003e
.dword 0xbfffffffffffff03
.dword 0x7fe0000000000057
.dword 0xbfffffffffffff11
.dword 0x7fe0000000000002
.dword 0xbfffffffffffffdb
.dword 0x7fe000000000004f
.dword 0xbfffffffffffff51
.dword 0x7fe0000000000019
.dword 0xbfffffffffffffc5
.dword 0x7fe000000000004c
.dword 0xbfffffffffffff63
.dword 0x7fe0000000000024
.dword 0xbfffffffffffffb5
.dword 0x7fe0000000000063
.dword 0xbfffffffffffff38
.dword 0x7fe0000000000032
.dword 0x3fffffffffbfff9b
.dword 0x7fe000000000001c
.dword 0x3fffffffffdfffc7
.dword 0x7fe000000000004e
.dword 0x3fffffffffefff63
.dword 0x7fe000000000005e
.dword 0x3ffffffffff7ff43
.dword 0x7fe0000000000034
.dword 0x3ffffffffffbff97
.dword 0x7fe000000000000d
.dword 0x3ffffffffffdffe5
.dword 0x7fe0000000000054
.dword 0x3ffffffffffeff57
.dword 0x7fe000000000005c
.dword 0x3fffffffffff7f47
.dword 0x7fe000000000003c
.dword 0x3fffffffffffbf87
.dword 0x7fe0000000000002
.dword 0x3fffffffffffdffb
.dword 0x7fe0000000000031
.dword 0x3fffffffffffef9d
.dword 0x7fe0000000000034
.dword 0x3ffffffffffff797
.dword 0x7fe0000000000050
.dword 0x3ffffffffffffb5f
.dword 0x7fe000000000001d
.dword 0x3ffffffffffffdc5
.dword 0x7fe0000000000062
.dword 0x3ffffffffffffe3b
.dword 0x7fe0000000000055
.dword 0x3ffffffffffffed5
.dword 0x7fe000000000005c
.dword 0x3fffffffffffff07
.dword 0x7fe0000000000047
.dword 0x3fffffffffffff51
.dword 0x7fe000000000003d
.dword 0x3fffffffffffff75
.dword 0x7fe000000000005b
.dword 0x3fffffffffffff41
.dword 0x7fe000000000005e
.dword 0x3fffffffffffff3f
.dword 0x7fe0000000000021
.dword 0x3fffffffffffffbb
.dword 0x7fe0000000000024
.dword 0x3fffffffffffffb6
.dword 0x10000000000007
.dword 0xbff00000003ffff9
.dword 0x10000000000033
.dword 0xbff00000001fffcd
.dword 0x1000000000005f
.dword 0xbff00000000fffa1
.dword 0x1000000000004d
.dword 0xbff000000007ffb3
.dword 0x1000000000005d
.dword 0xbff000000003ffa3
.dword 0x1000000000003c
.dword 0xbff000000001ffc4
.dword 0x1000000000005e
.dword 0xbff000000000ffa2
.dword 0x10000000000062
.dword 0xbff0000000007f9e
.dword 0x10000000000034
.dword 0xbff0000000003fcc
.dword 0x1000000000005b
.dword 0xbff0000000001fa5
.dword 0x10000000000015
.dword 0xbff0000000000feb
.dword 0x10000000000021
.dword 0xbff00000000007df
.dword 0x1000000000005c
.dword 0xbff00000000003a4
.dword 0x10000000000043
.dword 0xbff00000000001bd
.dword 0x1000000000000d
.dword 0xbff00000000000f3
.dword 0x10000000000061
.dword 0xbff000000000001f
.dword 0x10000000000014
.dword 0xbff000000000002c
.dword 0x10000000000025
.dword 0xbfeffffffffffff6
.dword 0x10000000000017
.dword 0xbfeffffffffffff2
.dword 0x1000000000002b
.dword 0xbfefffffffffffba
.dword 0x10000000000056
.dword 0xbfefffffffffff5c
.dword 0x1000000000001e
.dword 0xbfefffffffffffc8
.dword 0x10000000000026
.dword 0xbfefffffffffffb6
.dword 0x10000000000005
.dword 0x3ff00000003ffffb
.dword 0x10000000000058
.dword 0x3ff00000001fffa8
.dword 0x10000000000009
.dword 0x3ff00000000ffff7
.dword 0x10000000000013
.dword 0x3ff000000007ffed
.dword 0x10000000000017
.dword 0x3ff000000003ffe9
.dword 0x1000000000000a
.dword 0x3ff000000001fff6
.dword 0x1000000000004a
.dword 0x3ff000000000ffb6
.dword 0x1000000000004b
.dword 0x3ff0000000007fb5
.dword 0x1000000000005a
.dword 0x3ff0000000003fa6
.dword 0x1000000000005a
.dword 0x3ff0000000001fa6
.dword 0x10000000000047
.dword 0x3ff0000000000fb9
.dword 0x1000000000004d
.dword 0x3ff00000000007b3
.dword 0x10000000000015
.dword 0x3ff00000000003eb
.dword 0x10000000000033
.dword 0x3ff00000000001cd
.dword 0x10000000000058
.dword 0x3ff00000000000a8
.dword 0x10000000000036
.dword 0x3ff000000000004a
.dword 0x1000000000005d
.dword 0x3fefffffffffffc6
.dword 0x10000000000044
.dword 0x3fefffffffffffb8
.dword 0x10000000000023
.dword 0x3fefffffffffffda
.dword 0x10000000000013
.dword 0x3fefffffffffffea
.dword 0x1000000000002e
.dword 0x3fefffffffffffac
.dword 0x10000000000040
.dword 0x3fefffffffffff84
.dword 0x1000000000005d
.dword 0x3fefffffffffff48
.dword 0x3d
.dword 0xc2d0c9714f79b474
.dword 0x50
.dword 0xc2c9999999666665
.dword 0xe
.dword 0xc2f249249236db6d
.dword 0x1c
.dword 0xc2e24924923fffff
.dword 0x53
.dword 0xc2c8acb90f65c87a
.dword 0x4f
.dword 0xc2c9ec8e950cf646
.dword 0x10
.dword 0xc2effffffffdfffe
.dword 0x21
.dword 0xc2df07c1f07b26c8
.dword 0x33
.dword 0xc2d414141413c3c3
.dword 0x61
.dword 0xc2c51d07eae2cdda
.dword 0x3c
.dword 0xc2d111111110ffff
.dword 0x33
.dword 0xc2d4141414140a09
.dword 0x4a
.dword 0xc2cbacf914c1b3e3
.dword 0x19
.dword 0xc2e47ae147ae11ea
.dword 0x61
.dword 0xc2c51d07eae2f6c2
.dword 0xa
.dword 0xc2f99999999998cb
.dword 0x28
.dword 0xc2d9999999999932
.dword 0x4
.dword 0xc30fffffffffffbe
.dword 0x1
.dword 0xc32fffffffffffde
.dword 0x4f
.dword 0xc2c9ec8e951033cb
.dword 0x1b
.dword 0xc2e2f684bda12f62
.dword 0x3f
.dword 0xc2d041041041040d
.dword 0x35
.dword 0xc2d3521cfb2b78bf
.dword 0x3a
.dword 0x42d1a7b960d3dcaf
.dword 0x57
.dword 0x42c78a4c8149902e
.dword 0x28
.dword 0x42d99999997ffffe
.dword 0xd
.dword 0x42f3b13b13a76275
.dword 0x58
.dword 0x42c745d1745745d0
.dword 0x28
.dword 0x42d9999999966665
.dword 0x59
.dword 0x42c702e05c0a1141
.dword 0x2f
.dword 0x42d5c9882b92620a
.dword 0x10
.dword 0x42efffffffff7ffe
.dword 0x3
.dword 0x4315555555552aa9
.dword 0x3e
.dword 0x42d084210841ffff
.dword 0xd
.dword 0x42f3b13b13b1313a
.dword 0x4b
.dword 0x42cb4e81b4e81479
.dword 0x36
.dword 0x42d2f684bda12d08
.dword 0x4c
.dword 0x42caf286bca1ad78
.dword 0x3
.dword 0x43155555555554a9
.dword 0x37
.dword 0x42d29e4129e41253
.dword 0x5e
.dword 0x42c5c9882b93102a
.dword 0x62
.dword 0x42c4e5e0a72f0523
.dword 0x1c
.dword 0x42e2492492492488
.dword 0x53
.dword 0x42c8acb90f6bf3a2
.dword 0x28
.dword 0x42d9999999999995
.dword 0x3c
.dword 0x42d111111111110f
.dword 0x43
.dword 0xc0ee913226357e17
.dword 0x1c
.dword 0xc0f2492524924925
.dword 0x1e
.dword 0xc0e1111222222222
.dword 0x18
.dword 0xc0d5555800000000
.dword 0xd
.dword 0xc0d3b14000000000
.dword 0x1f
.dword 0xc0b084294a5294a5
.dword 0x5d
.dword 0xc086059765d9765e
.dword 0xf
.dword 0xc0a1113333333333
.dword 0x35
.dword 0xc073526a439f656f
.dword 0x5
.dword 0xc0999a6666666666
.dword 0x1
.dword 0xc0b0010000000000
.dword 0x44
.dword 0xc03e21e1e1e1e1e2
.dword 0x37
.dword 0xc032a2e8ba2e8ba3
.dword 0x21
.dword 0xc02f1745d1745d17
.dword 0x5b
.dword 0xc00697e97e97e97f
.dword 0x50
.dword 0xbff9cccccccccccd
.dword 0x4c
.dword 0xbfeb5e50d79435e5
.dword 0x21
.dword 0xbff0000000000000
.dword 0x39
.dword 0xbfd31674c59d3167
.dword 0x1e
.dword 0xbfd3333333333333
.dword 0x5
.dword 0xbff0000000000000
.dword 0x42
.dword 0xbfa745d1745d1746
.dword 0x52
.dword 0x8000
.dword 0xd
.dword 0x4113b13b62762762
.dword 0x15
.dword 0x40f86186db6db6db
.dword 0x5
.dword 0x4109999b33333333
.dword 0x8
.dword 0x40f0000200000000
.dword 0x12
.dword 0x40cc71ce38e38e39
.dword 0x5a
.dword 0x4096c17777777777
.dword 0x54
.dword 0x4088619e79e79e7a
.dword 0x4e
.dword 0x407a41d89d89d89e
.dword 0x22
.dword 0x407e1e9696969697
.dword 0x13
.dword 0x407af35e50d79436
.dword 0x42
.dword 0x404f09b26c9b26ca
.dword 0x33
.dword 0x4044169696969697
.dword 0x43
.dword 0x402e98d5f85bb395
.dword 0x3a
.dword 0x4021b08d3dcb08d4
.dword 0xe
.dword 0x40325b6db6db6db7
.dword 0x58
.dword 0x3ff7745d1745d174
.dword 0xc
.dword 0x4015aaaaaaaaaaab
.dword 0x3d
.dword 0x3fe14fbcda3ac10d
.dword 0x5b
.dword 0x3fc7e97e97e97e98
.dword 0x34
.dword 0x3fc6276276276276
.dword 0x22
.dword 0x3fc2d2d2d2d2d2d3
.dword 0x5f
.dword 0x3fa02b1da46102b2
.dword 0x63
.dword 0x0
.dword 0x3f8000000000003a
.dword 0xbff00000003fffc6
.dword 0x3f80000000000004
.dword 0xbff00000001ffffc
.dword 0x3f8000000000002c
.dword 0xbff00000000fffd4
.dword 0x3f8000000000000f
.dword 0xbff000000007fff1
.dword 0x3f80000000000060
.dword 0xbff000000003ffa0
.dword 0x3f8000000000004f
.dword 0xbff000000001ffb1
.dword 0x3f80000000000001
.dword 0xbff000000000ffff
.dword 0x3f80000000000014
.dword 0xbff0000000007fec
.dword 0x3f80000000000006
.dword 0xbff0000000003ffa
.dword 0x3f80000000000032
.dword 0xbff0000000001fce
.dword 0x3f80000000000059
.dword 0xbff0000000000fa7
.dword 0x3f80000000000018
.dword 0xbff00000000007e8
.dword 0x3f80000000000015
.dword 0xbff00000000003eb
.dword 0x3f80000000000021
.dword 0xbff00000000001df
.dword 0x3f80000000000003
.dword 0xbff00000000000fd
.dword 0x3f80000000000006
.dword 0xbff000000000007a
.dword 0x3f80000000000009
.dword 0xbff0000000000037
.dword 0x3f8000000000000b
.dword 0xbff0000000000015
.dword 0x3f80000000000057
.dword 0xbfefffffffffff72
.dword 0x3f80000000000017
.dword 0xbfefffffffffffe2
.dword 0x3f8000000000002f
.dword 0xbfefffffffffffaa
.dword 0x3f80000000000005
.dword 0xbfeffffffffffffa
.dword 0x3f8000000000005c
.dword 0xbfefffffffffff4a
.dword 0x3ff0000000000008
.dword 0x3ff00000003ffff8
.dword 0x3ff0000000000020
.dword 0x3ff00000001fffe0
.dword 0x3ff0000000000012
.dword 0x3ff00000000fffee
.dword 0x3ff0000000000061
.dword 0x3ff000000007ff9f
.dword 0x3ff0000000000058
.dword 0x3ff000000003ffa8
.dword 0x3ff000000000004c
.dword 0x3ff000000001ffb4
.dword 0x3ff0000000000007
.dword 0x3ff000000000fff9
.dword 0x3ff000000000004a
.dword 0x3ff0000000007fb6
.dword 0x3ff000000000000e
.dword 0x3ff0000000003ff2
.dword 0x3ff0000000000019
.dword 0x3ff0000000001fe7
.dword 0x3ff000000000005d
.dword 0x3ff0000000000fa3
.dword 0x3ff000000000000a
.dword 0x3ff00000000007f6
.dword 0x3ff0000000000058
.dword 0x3ff00000000003a8
.dword 0x3ff0000000000042
.dword 0x3ff00000000001be
.dword 0x3ff000000000001b
.dword 0x3ff00000000000e5
.dword 0x3ff0000000000028
.dword 0x3ff0000000000058
.dword 0x3ff000000000004c
.dword 0x3fefffffffffffe8
.dword 0x3ff0000000000054
.dword 0x3fefffffffffff98
.dword 0x3ff0000000000043
.dword 0x3fefffffffffff9a
.dword 0x3ff0000000000041
.dword 0x3fefffffffffff8e
.dword 0x3ff0000000000027
.dword 0x3fefffffffffffba
.dword 0x3ff000000000003e
.dword 0x3fefffffffffff88
.dword 0x3ff0000000000023
.dword 0x3fefffffffffffbc
.dword 0x16
.dword 0xc10745d1745d1746
.dword 0x2a
.dword 0xc0e8618618618618
.dword 0x55
.dword 0xc0c8181818181818
.dword 0x3b
.dword 0xc0c15b1e5f75270d
.dword 0x48
.dword 0xc0ac71c71c71c71c
.dword 0x49
.dword 0xc09c0e070381c0e0
.dword 0x3c
.dword 0xc091111111111111
.dword 0x55
.dword 0xc078181818181818
.dword 0x42
.dword 0xc06f07c1f07c1f08
.dword 0x40
.dword 0xc060000000000000
.dword 0x3f
.dword 0xc050410410410410
.dword 0x44
.dword 0xc03e1e1e1e1e1e1e
.dword 0x3c
.dword 0xc031111111111111
.dword 0x5c
.dword 0xc01642c8590b2164
.dword 0x61
.dword 0xc0051d07eae2f815
.dword 0x3a
.dword 0xc001a7b9611a7b96
.dword 0x2e
.dword 0xbff642c8590b2164
.dword 0x2f
.dword 0xbfe5c9882b931057
.dword 0x44
.dword 0xbfce1e1e1e1e1e1e
.dword 0x36
.dword 0xbfc2f684bda12f68
.dword 0x18
.dword 0xbfc5555555555555
.dword 0x57
.dword 0xbf978a4c8178a4c8
.dword 0x2f
.dword 0xbf95c9882b931057
.dword 0x42
.dword 0x40ef07c1f07c1f08
.dword 0x17
.dword 0x40f642c8590b2164
.dword 0x17
.dword 0x40e642c8590b2164
.dword 0x1e
.dword 0x40d1111111111111
.dword 0x17
.dword 0x40c642c8590b2164
.dword 0x16
.dword 0x40b745d1745d1746
.dword 0x37
.dword 0x40929e4129e4129e
.dword 0x29
.dword 0x4088f9c18f9c18fa
.dword 0x2f
.dword 0x4075c9882b931057
.dword 0x5
.dword 0x409999999999999a
.dword 0x41
.dword 0x404f81f81f81f820
.dword 0x46
.dword 0x403d41d41d41d41d
.dword 0x42
.dword 0x402f07c1f07c1f08
.dword 0x33
.dword 0x4024141414141414
.dword 0x38
.dword 0x4012492492492492
.dword 0x58
.dword 0x3ff745d1745d1746
.dword 0x5
.dword 0x402999999999999a
.dword 0x1c
.dword 0x3ff2492492492492
.dword 0x21
.dword 0x3fdf07c1f07c1f08
.dword 0x56
.dword 0x3fb7d05f417d05f4
.dword 0x16
.dword 0x3fc745d1745d1746
.dword 0xb
.dword 0x3fc745d1745d1746
.dword 0x7fe000000000004f
.dword 0xbfffffffffdfff61
.dword 0x7fe0000000000004
.dword 0xbfffffffffeffff7
.dword 0x7fe0000000000041
.dword 0xbffffffffff7ff7d
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x15_0:
    .fill 0*(XLEN/32),4,0xdeadbeef


signature_x15_1:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_2:
    .fill 254*(XLEN/32),4,0xdeadbeef


signature_x15_3:
    .fill 50*(XLEN/32),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*(XLEN/32),4,0xdeadbeef

#endif

RVMODEL_DATA_END
