Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 15:17:01 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                  181        0.172        0.000                      0                  181        4.020        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.597        0.000                      0                  181        0.172        0.000                      0                  181        4.020        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.408ns  (logic 2.264ns (24.065%)  route 7.144ns (75.935%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.339     6.934    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.586     7.644    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.794 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.680     8.474    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.326     8.800 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.753     9.553    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.830    10.506    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.152    10.658 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8/O
                         net (fo=8, routed)           0.609    11.268    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.348    11.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.955    12.571    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.661    13.356    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I0_O)        0.124    13.480 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.731    14.211    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I1_O)        0.124    14.335 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2/O
                         net (fo=1, routed)           0.000    14.335    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_2_n_0
    SLICE_X5Y62          MUXF7 (Prop_muxf7_I0_O)      0.212    14.547 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.547    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X5Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.844    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.271    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y62          FDCE (Setup_fdce_C_D)        0.064    15.144    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.503ns (26.941%)  route 6.788ns (73.059%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          1.137     6.800    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.152     6.952 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.266     7.217    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.332     7.549 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.639     8.188    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.312 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.813     9.126    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.118     9.244 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           0.821    10.065    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.352    10.417 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.690    11.107    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    11.433 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.844    12.277    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.401 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.661    13.062    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    13.186 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.916    14.103    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.227 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.000    14.227    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X8Y57          MUXF7 (Prop_muxf7_I0_O)      0.209    14.436 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.436    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.439    14.780    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y57          FDCE (Setup_fdce_C_D)        0.113    15.116    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.436    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 2.290ns (24.627%)  route 7.009ns (75.373%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.339     6.934    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.586     7.644    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.794 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.680     8.474    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.326     8.800 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.753     9.553    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.830    10.506    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.152    10.658 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8/O
                         net (fo=8, routed)           0.609    11.268    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.348    11.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.955    12.571    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.661    13.356    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I0_O)        0.124    13.480 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.596    14.076    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.200 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2/O
                         net (fo=1, routed)           0.000    14.200    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_2_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I0_O)      0.238    14.438 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.438    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.505    14.846    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.064    15.146    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.299ns  (logic 2.290ns (24.627%)  route 7.009ns (75.373%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.339     6.934    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.586     7.644    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.794 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.680     8.474    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.326     8.800 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.753     9.553    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.830    10.506    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.152    10.658 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8/O
                         net (fo=8, routed)           0.609    11.268    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.348    11.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.955    12.571    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.661    13.356    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I0_O)        0.124    13.480 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.596    14.076    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.200 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2/O
                         net (fo=1, routed)           0.000    14.200    MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_2_n_0
    SLICE_X4Y60          MUXF7 (Prop_muxf7_I0_O)      0.238    14.438 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.438    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X4Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.505    14.846    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y60          FDCE (Setup_fdce_C_D)        0.064    15.146    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.438    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 2.290ns (24.651%)  route 7.000ns (75.349%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.618     5.139    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[2]/Q
                         net (fo=15, routed)          1.339     6.934    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[2]
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.124     7.058 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65/O
                         net (fo=2, routed)           0.586     7.644    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_65_n_0
    SLICE_X5Y63          LUT5 (Prop_lut5_I0_O)        0.150     7.794 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46/O
                         net (fo=9, routed)           0.680     8.474    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_46_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I1_O)        0.326     8.800 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49/O
                         net (fo=4, routed)           0.753     9.553    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_49_n_0
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.124     9.677 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=5, routed)           0.830    10.506    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.152    10.658 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8/O
                         net (fo=8, routed)           0.609    11.268    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_8_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I4_O)        0.348    11.616 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20/O
                         net (fo=2, routed)           0.955    12.571    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_20_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.124    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13/O
                         net (fo=2, routed)           0.661    13.356    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_13_n_0
    SLICE_X4Y62          LUT5 (Prop_lut5_I0_O)        0.124    13.480 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.587    14.066    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.124    14.190 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2/O
                         net (fo=1, routed)           0.000    14.190    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_2_n_0
    SLICE_X5Y61          MUXF7 (Prop_muxf7_I0_O)      0.238    14.428 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.428    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.504    14.845    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y61          FDCE (Setup_fdce_C_D)        0.064    15.145    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.230ns  (logic 2.503ns (27.119%)  route 6.727ns (72.881%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          1.137     6.800    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.152     6.952 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.266     7.217    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.332     7.549 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.639     8.188    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.312 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.813     9.126    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.118     9.244 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           0.821    10.065    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.352    10.417 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.690    11.107    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    11.433 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.844    12.277    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.401 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.661    13.062    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    13.186 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.856    14.042    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.124    14.166 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2/O
                         net (fo=1, routed)           0.000    14.166    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_2_n_0
    SLICE_X8Y58          MUXF7 (Prop_muxf7_I0_O)      0.209    14.375 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.375    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[1]
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.439    14.780    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y58          FDCE (Setup_fdce_C_D)        0.113    15.116    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 2.503ns (27.036%)  route 6.755ns (72.964%))
  Logic Levels:           10  (LUT2=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          1.137     6.800    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.152     6.952 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.266     7.217    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.332     7.549 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.639     8.188    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.312 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.813     9.126    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.118     9.244 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           0.821    10.065    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.352    10.417 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.690    11.107    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    11.433 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.844    12.277    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.401 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.661    13.062    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    13.186 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.884    14.070    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I1_O)        0.124    14.194 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2/O
                         net (fo=1, routed)           0.000    14.194    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_2_n_0
    SLICE_X6Y57          MUXF7 (Prop_muxf7_I0_O)      0.209    14.403 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.403    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.113    15.183    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.506ns (27.742%)  route 6.527ns (72.258%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.624     5.145    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.663 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[3]/Q
                         net (fo=19, routed)          1.137     6.800    MINESWEEP/COLLISIONCHAIN/bomb1[3]
    SLICE_X3Y59          LUT2 (Prop_lut2_I0_O)        0.152     6.952 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69/O
                         net (fo=1, routed)           0.266     7.217    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_69_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I2_O)        0.332     7.549 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=7, routed)           0.639     8.188    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124     8.312 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=9, routed)           0.813     9.126    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.118     9.244 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19/O
                         net (fo=7, routed)           0.821    10.065    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_19_n_0
    SLICE_X5Y57          LUT2 (Prop_lut2_I1_O)        0.352    10.417 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44/O
                         net (fo=3, routed)           0.690    11.107    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_44_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.326    11.433 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35/O
                         net (fo=1, routed)           0.844    12.277    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_35_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.401 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13/O
                         net (fo=2, routed)           0.661    13.062    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_13_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I0_O)        0.124    13.186 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.656    13.842    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.966 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2/O
                         net (fo=1, routed)           0.000    13.966    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    14.178 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.178    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    15.134    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 2.082ns (23.447%)  route 6.798ns (76.553%))
  Logic Levels:           10  (LUT5=5 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=28, routed)          1.166     6.759    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.883 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=3, routed)           0.458     7.341    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.465 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_44/O
                         net (fo=2, routed)           0.650     8.115    MINESWEEP/RANDOM/bomb1Col0[3]_i_44_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.239 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_36/O
                         net (fo=10, routed)          0.841     9.079    MINESWEEP/RANDOM/bomb1Col0[3]_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I1_O)        0.124     9.203 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_9/O
                         net (fo=2, routed)           0.677     9.880    MINESWEEP/RANDOM/bomb1Col0[0]_i_9_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.124    10.004 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_6/O
                         net (fo=6, routed)           1.079    11.083    MINESWEEP/RANDOM/bomb1Col0[1]_i_6_n_0
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.153    11.236 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_23/O
                         net (fo=1, routed)           0.671    11.906    MINESWEEP/RANDOM/bomb1Col0[3]_i_23_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I4_O)        0.331    12.237 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=3, routed)           0.690    12.927    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.124    13.051 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_4/O
                         net (fo=3, routed)           0.567    13.619    MINESWEEP/RANDOM/bomb1Col0[2]_i_4_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I2_O)        0.124    13.743 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_2/O
                         net (fo=1, routed)           0.000    13.743    MINESWEEP/RANDOM/bomb1Col0[1]_i_2_n_0
    SLICE_X7Y63          MUXF7 (Prop_muxf7_I0_O)      0.212    13.955 r  MINESWEEP/RANDOM/bomb1Col0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.955    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X7Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.502    14.843    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y63          FDCE (Setup_fdce_C_D)        0.064    15.130    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.079ns (23.303%)  route 6.843ns (76.697%))
  Logic Levels:           10  (LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.554     5.075    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=28, routed)          1.166     6.759    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124     6.883 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_13/O
                         net (fo=3, routed)           0.458     7.341    MINESWEEP/RANDOM/bomb1Col0[0]_i_13_n_0
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.465 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_44/O
                         net (fo=2, routed)           0.650     8.115    MINESWEEP/RANDOM/bomb1Col0[3]_i_44_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.239 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_36/O
                         net (fo=10, routed)          0.841     9.079    MINESWEEP/RANDOM/bomb1Col0[3]_i_36_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I1_O)        0.124     9.203 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_9/O
                         net (fo=2, routed)           0.677     9.880    MINESWEEP/RANDOM/bomb1Col0[0]_i_9_n_0
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.124    10.004 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_6/O
                         net (fo=6, routed)           1.079    11.083    MINESWEEP/RANDOM/bomb1Col0[1]_i_6_n_0
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.153    11.236 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_23/O
                         net (fo=1, routed)           0.671    11.906    MINESWEEP/RANDOM/bomb1Col0[3]_i_23_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I4_O)        0.331    12.237 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=3, routed)           0.690    12.927    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.124    13.051 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_4/O
                         net (fo=3, routed)           0.612    13.663    MINESWEEP/RANDOM/bomb1Col0[2]_i_4_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I1_O)        0.124    13.787 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_2/O
                         net (fo=1, routed)           0.000    13.787    MINESWEEP/RANDOM/bomb1Col0[0]_i_2_n_0
    SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.209    13.996 r  MINESWEEP/RANDOM/bomb1Col0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.996    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X6Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.503    14.844    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y62          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.113    15.180    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                  1.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.589     1.472    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.129     1.742    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X2Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.861     1.989    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.059     1.570    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.905%)  route 0.114ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/Q
                         net (fo=1, routed)           0.114     1.726    MINESWEEP/finalBombLocations[13]
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y54         FDCE (Hold_fdce_C_D)         0.076     1.539    MINESWEEP/bombLocation_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[5]/Q
                         net (fo=1, routed)           0.113     1.724    MINESWEEP/finalBombLocations[5]
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[5]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.063     1.526    MINESWEEP/bombLocation_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.145     1.733    MINESWEEP/finalBombLocations[2]
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y54          FDCE (Hold_fdce_C_D)         0.072     1.535    MINESWEEP/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 MINESWEEP/bombLocation_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.706%)  route 0.156ns (45.294%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/bombLocation_reg[2]/Q
                         net (fo=2, routed)           0.156     1.745    MINESWEEP/TILEDRIVE/Q[2]
    SLICE_X8Y53          LUT3 (Prop_lut3_I2_O)        0.048     1.793 r  MINESWEEP/TILEDRIVE/tiles[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    MINESWEEP/TILEDRIVE/tiles[2]
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y53          FDPE (Hold_fdpe_C_D)         0.131     1.594    MINESWEEP/TILEDRIVE/tiles_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[15]/Q
                         net (fo=1, routed)           0.114     1.689    MINESWEEP/finalBombLocations[15]
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X9Y54          FDCE (Hold_fdce_C_D)         0.016     1.479    MINESWEEP/bombLocation_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.218%)  route 0.171ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[14]/Q
                         net (fo=1, routed)           0.171     1.759    MINESWEEP/finalBombLocations[14]
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X10Y54         FDCE (Hold_fdce_C_D)         0.063     1.546    MINESWEEP/bombLocation_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.367%)  route 0.143ns (46.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.564     1.447    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.143     1.755    MINESWEEP/finalBombLocations[1]
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y54          FDCE (Hold_fdce_C_D)         0.076     1.539    MINESWEEP/bombLocation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.270%)  route 0.184ns (49.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[4]/Q
                         net (fo=14, routed)          0.184     1.771    MINESWEEP/COLLISIONCHAIN/bomb1Col2[4]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    MINESWEEP/COLLISIONCHAIN/finalBombLocations[4]_i_1_n_0
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X10Y56         FDCE (Hold_fdce_C_D)         0.121     1.584    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.336%)  route 0.175ns (51.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.563     1.446    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.175     1.786    MINESWEEP/finalBombLocations[0]
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.833     1.961    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X9Y54          FDCE (Hold_fdce_C_D)         0.070     1.553    MINESWEEP/bombLocation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y48    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X1Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y48    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y50    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.308ns  (logic 4.115ns (49.536%)  route 4.193ns (50.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDPE (Prop_fdpe_C_Q)         0.419     5.497 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.193     9.689    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    13.386 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.386    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.157ns (53.171%)  route 3.661ns (46.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.661     9.217    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.679    12.896 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.896    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.156ns (53.518%)  route 3.610ns (46.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.610     9.166    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.678    12.844 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.844    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.710ns  (logic 3.963ns (51.405%)  route 3.747ns (48.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y54         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.747     9.281    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.788 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.788    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 4.022ns (52.216%)  route 3.680ns (47.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.680     9.276    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.780 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.780    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.156ns (54.127%)  route 3.522ns (45.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.522     9.078    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    12.756 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.756    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 4.043ns (52.780%)  route 3.617ns (47.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.617     9.213    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.739 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.739    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.647ns  (logic 4.032ns (52.734%)  route 3.614ns (47.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.614     9.210    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.725 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.725    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.537ns  (logic 4.019ns (53.322%)  route 3.518ns (46.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y53          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDPE (Prop_fdpe_C_Q)         0.518     5.596 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.518     9.114    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.614 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.614    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.528ns  (logic 4.173ns (55.433%)  route 3.355ns (44.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.478     5.556 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.355     8.911    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.695    12.606 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.606    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.187ns (48.561%)  route 0.198ns (51.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.198     1.816    MINESWEEP/MOVEDETECT/playerMoveSynch[8]
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.046     1.862 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X5Y49          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.631%)  route 0.222ns (54.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.222     1.840    MINESWEEP/MOVEDETECT/playerMoveSynch[2]
    SLICE_X3Y51          LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X3Y51          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.183ns (42.483%)  route 0.248ns (57.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.248     1.868    MINESWEEP/MOVEDETECT/playerMoveSynch[4]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.042     1.910 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.910    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X4Y48          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.212ns (45.099%)  route 0.258ns (54.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.475    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.258     1.897    MINESWEEP/MOVEDETECT/currState[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.048     1.945 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.945    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X5Y50          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.226ns (47.699%)  route 0.248ns (52.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.248     1.853    MINESWEEP/MOVEDETECT/playerMoveSynch[13]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.098     1.951 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.951    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X2Y51          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.209ns (41.497%)  route 0.295ns (58.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.475    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q
                         net (fo=38, routed)          0.295     1.934    MINESWEEP/MOVEDETECT/currState[1]
    SLICE_X4Y51          LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.979    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X4Y51          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.209ns (40.172%)  route 0.311ns (59.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.475    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.195     1.834    MINESWEEP/MOVEDETECT/currState[0]
    SLICE_X5Y51          LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.116     1.995    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X5Y51          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.210ns (37.117%)  route 0.356ns (62.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.592     1.475    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.356     1.995    MINESWEEP/MOVEDETECT/currState[0]
    SLICE_X6Y49          LUT3 (Prop_lut3_I2_O)        0.046     2.041 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X6Y49          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.186ns (31.741%)  route 0.400ns (68.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.300     1.921    MINESWEEP/MOVEDETECT/playerMoveSynch[0]
    SLICE_X6Y49          LUT3 (Prop_lut3_I0_O)        0.045     1.966 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.100     2.065    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X5Y48          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.189ns (29.127%)  route 0.460ns (70.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.596     1.479    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.297     1.918    MINESWEEP/MOVEDETECT/playerMoveSynch[14]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.048     1.966 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.162     2.128    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X6Y50          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 2.084ns (24.926%)  route 6.276ns (75.074%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 f  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.771     5.235    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.124     5.359 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9/O
                         net (fo=1, routed)           0.426     5.785    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_9_n_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.124     5.909 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8/O
                         net (fo=1, routed)           0.801     6.709    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_8_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.124     6.833 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.304     7.137    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I4_O)        0.124     7.261 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           0.975     8.236    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.360 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.360    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.508     4.849    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[8]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 2.501ns (31.230%)  route 5.507ns (68.770%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.899     8.008    MINESWEEP/moveDet
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X10Y54         FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.895ns  (logic 2.501ns (31.676%)  route 5.394ns (68.324%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.786     7.895    MINESWEEP/moveDet
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.895ns  (logic 2.501ns (31.676%)  route 5.394ns (68.324%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.786     7.895    MINESWEEP/moveDet
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.895ns  (logic 2.501ns (31.676%)  route 5.394ns (68.324%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.618     5.081    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X3Y49          LUT6 (Prop_lut6_I4_O)        0.124     5.205 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.205    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.606 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.001     5.607    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.764 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.990     6.754    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X6Y52          LUT4 (Prop_lut4_I1_O)        0.355     7.109 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.786     7.895    MINESWEEP/moveDet
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.440     4.781    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y54          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.477ns (57.547%)  route 0.352ns (42.453%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X3Y50          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.129     0.287    MINESWEEP/MOVEDETECT/p_0_in25_in
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  MINESWEEP/MOVEDETECT/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.332    MINESWEEP/MOVEDETECT/i__carry_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.447 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     0.448    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.493 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.222     0.715    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.114     0.829 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.829    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.990    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.477ns (52.714%)  route 0.428ns (47.286%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/G
    SLICE_X3Y50          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/Q
                         net (fo=3, routed)           0.129     0.287    MINESWEEP/MOVEDETECT/p_0_in25_in
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  MINESWEEP/MOVEDETECT/i__carry_i_1/O
                         net (fo=1, routed)           0.000     0.332    MINESWEEP/MOVEDETECT/i__carry_i_1_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.447 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     0.448    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.493 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.298     0.791    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X6Y52          LUT4 (Prop_lut4_I3_O)        0.114     0.905 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.905    MINESWEEP/MOVEDETECT/nextState[1]
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.863     1.990    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.229ns (23.508%)  route 0.746ns (76.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=4, routed)           0.746     0.976    MINESWEEP/sw_IBUF[1]
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.217ns (22.052%)  route 0.766ns (77.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.766     0.982    MINESWEEP/sw_IBUF[3]
    SLICE_X2Y50          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.221ns (21.931%)  route 0.787ns (78.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.787     1.008    MINESWEEP/sw_IBUF[0]
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.947%)  route 0.789ns (78.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=132, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X1Y48          FDCE                                         f  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.011ns  (logic 0.222ns (21.947%)  route 0.789ns (78.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=132, routed)         0.789     1.011    MINESWEEP/btnU_IBUF
    SLICE_X1Y48          FDCE                                         f  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X1Y48          FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.232ns (22.897%)  route 0.781ns (77.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.781     1.012    MINESWEEP/sw_IBUF[2]
    SLICE_X2Y50          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y50          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.218ns (21.028%)  route 0.818ns (78.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=4, routed)           0.818     1.036    MINESWEEP/sw_IBUF[6]
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.219ns (20.956%)  route 0.826ns (79.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.826     1.044    MINESWEEP/sw_IBUF[4]
    SLICE_X2Y48          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.867     1.994    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y48          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK





