All load instructions deliver their result at least <SPAN class=cloze>[...]</SPAN> in the pipeline than computational instructions. For any MIPS CPU, efficiency is maximized by<FONT class=clozed> filling the load delay slot with a useful but nondependent instruction.</FONT>