# Analog-CMOS-VLSI-Design
- 130nm Technology Library
- Vg: 0V to 1.2V (step size of 0.01V)
- Length: 120nm to 1120nm (step size of 100nm)
- Width : 2000um
- Vd : 0.6V
## NMOS Techplots

### 1. gm*ro vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/d108ee0224b8dd4a84a927de3093e7906f160dfd/Techplots/NMOS/Figure_1.png)
### 2. Id/W vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/d108ee0224b8dd4a84a927de3093e7906f160dfd/Techplots/NMOS/Figure_2.png)
### 3. ft vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/cb36b01fa4fa1fc5072dd22578e6b60d7931f2de/Techplots/NMOS/Figure_3.png)


## PMOS Techplots

### 1. gm*ro vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/7c6b725a04054361e922f7417b0e422838aca4c1/Techplots/PMOS/Figure_4.png)
### 2. Id/W vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/7c6b725a04054361e922f7417b0e422838aca4c1/Techplots/PMOS/Figure_5.png)
### 3. ft vs gm/Id
![image alt](https://github.com/thelikith/Analog-CMOS-VLSI-Design/blob/cb36b01fa4fa1fc5072dd22578e6b60d7931f2de/Techplots/PMOS/Figure_6.png)
