<<<<<<< HEAD
<RadiantSimulationProject name="sim" language="1" version="2.0" path="." stage="0" simType="ModelSim">
    <Source include="none" type="VERILOG" path="FIFO_MEM/rtl/FIFO_MEM.v" worklib="work" langstandard="Verilog 2001"/>
    <Source include="none" type="VHDL" path="source/impl_1/Controller_RHD64_FIFO.vhd" worklib="work" langstandard=""/>
    <Source include="none" type="VHDL" path="source/impl_1/SPI_Master.vhd" worklib="work" langstandard=""/>
    <Source include="none" type="VHDL" path="source/impl_1/SPI_Master_CS.vhd" worklib="work" langstandard=""/>
    <Source include="none" type="VHDL" path="source/impl_1/Controller_RHD64_Sampling.vhd" worklib="work" langstandard=""/>
    <Source include="none" type="VHDL" path="source/impl_1/Controller_RHD64_Sampling_tb.vhd" worklib="work" langstandard=""/>
=======
<RadiantSimulationProject stage="0" language="1" name="sim" path="." version="2.0" simType="ModelSim">
    <Source langstandard="Verilog 2001" worklib="work" path="PLL_SPI/rtl/PLL_SPI.v" type="VERILOG" include="none"/>
    <Source langstandard="Verilog 2001" worklib="work" path="FIFO_MEM/rtl/FIFO_MEM.v" type="VERILOG" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/Controller_RHD_FIFO.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/SPI_Master.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/SPI_Master_CS.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/Controller_RHD_Sampling.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/top_level.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/top_level_tb.vhd" type="VHDL" include="none"/>
    <Source langstandard="" worklib="work" path="source/impl_1/Controller_RHD_Sampling_tb.vhd" type="VHDL" include="none"/>
>>>>>>> 9dd07cb2d5a599d432ee4088ba2da1e286a09168
    <SimLib value="pmi_work ovi_ice40up"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <Udo value=""/>
<<<<<<< HEAD
    <TopModule name="Controller_RHD64_Sampling_tb" language="VHDL" instance=""/>
=======
    <TopModule language="VHDL" name="top_level_tb" instance=""/>
>>>>>>> 9dd07cb2d5a599d432ee4088ba2da1e286a09168
</RadiantSimulationProject>
