#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr  9 14:36:41 2018
# Process ID: 13101
# Current directory: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/edit_FFT_Controller_v0_1.runs/synth_1
# Command line: vivado -log FFT_Controller_v0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_Controller_v0_1.tcl
# Log file: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/edit_FFT_Controller_v0_1.runs/synth_1/FFT_Controller_v0_1.vds
# Journal file: /home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/edit_FFT_Controller_v0_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FFT_Controller_v0_1.tcl -notrace
Command: synth_design -top FFT_Controller_v0_1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13105 
WARNING: [Synth 8-2507] parameter declaration becomes local in FFT_Controller_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:64]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1110.773 ; gain = 180.305 ; free physical = 1726 ; free virtual = 9729
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1_S00_AXI' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:364]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:395]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/controller.v:23]
WARNING: [Synth 8-350] instance 'axi' of module 'controller' requires 9 connections, but only 4 given [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:395]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1_S00_AXI' (2#1) [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1_M00_AXIS' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 8 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:109]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (24) of module 'controller' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:229]
WARNING: [Synth 8-350] instance 'axi' of module 'controller' requires 9 connections, but only 3 given [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:228]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1_M00_AXIS' (3#1) [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1.v:103]
WARNING: [Synth 8-350] instance 'axi' of module 'controller' requires 9 connections, but only 2 given [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1.v:103]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity FFT_Controller_v0_1 does not have driver. [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1.v:55]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1' (4#1) [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1.v:4]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[31]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[30]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[29]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[28]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[27]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[26]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[25]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[24]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[23]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[22]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[21]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[20]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[19]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[18]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[17]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[16]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[15]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[14]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[13]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[12]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[11]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[10]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[9]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[8]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[7]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[6]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg0[5]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[31]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[30]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[29]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[28]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[27]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[26]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[25]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[24]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[23]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[22]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[21]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[20]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[19]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[18]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[17]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[16]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[15]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[14]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[13]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[12]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[11]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[10]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[9]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[8]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg1[7]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[31]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[30]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[29]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[28]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[27]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[26]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[25]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[24]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[23]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[22]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[21]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[20]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[19]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[18]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[17]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[16]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[15]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[14]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[13]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[12]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[11]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[10]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[9]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[8]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[7]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[6]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[5]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[4]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg2[3]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[31]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[30]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[29]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[28]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[27]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[26]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[25]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[24]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[23]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[22]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[21]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[20]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[19]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[18]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[17]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[16]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[15]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[14]
WARNING: [Synth 8-3331] design controller has unconnected port slv_reg3[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.023 ; gain = 206.555 ; free physical = 1699 ; free virtual = 9702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.023 ; gain = 206.555 ; free physical = 1699 ; free virtual = 9702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1145.027 ; gain = 214.559 ; free physical = 1699 ; free virtual = 9702
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.035 ; gain = 222.566 ; free physical = 1691 ; free virtual = 9695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     24 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
Module FFT_Controller_v0_1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module FFT_Controller_v0_1_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[31] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[30] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[29] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[28] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[27] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[26] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[25] driven by constant 0
WARNING: [Synth 8-3917] design FFT_Controller_v0_1 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[23] )
INFO: [Synth 8-3886] merging instance 'FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[23]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[22]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[21]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[20]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[19]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[15]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[7]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[6]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[5]) is unused and will be removed from module FFT_Controller_v0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1574 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1574 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[18]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[17]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[16]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[14]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[13]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[12]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[11]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[10]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[9]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[8]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[4]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[3]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[2]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[1]) is unused and will be removed from module FFT_Controller_v0_1.
WARNING: [Synth 8-3332] Sequential element (FFT_Controller_v0_1_M00_AXIS_inst/axi/data_out_reg[0]) is unused and will be removed from module FFT_Controller_v0_1.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1574 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net FFT_Controller_v0_1_M00_AXIS_inst/axis_tvalid with 1st driver pin 'i_70/O' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/FFT_Controller_v0_1_M00_AXIS.v:106]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FFT_Controller_v0_1_M00_AXIS_inst/axis_tvalid with 2nd driver pin 'FFT_Controller_v0_1_M00_AXIS_inst/axi/valid_out_reg/Q' [/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/FFT_Controller_0.1/hdl/controller.v:40]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     4|
|3     |LUT2  |     3|
|4     |LUT3  |     8|
|5     |LUT4  |    17|
|6     |LUT5  |    37|
|7     |LUT6  |     3|
|8     |FDRE  |   152|
|9     |IBUF  |    50|
|10    |OBUF  |    75|
|11    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------+-----------------------------+------+
|      |Instance                            |Module                       |Cells |
+------+------------------------------------+-----------------------------+------+
|1     |top                                 |                             |   355|
|2     |  FFT_Controller_v0_1_M00_AXIS_inst |FFT_Controller_v0_1_M00_AXIS |    35|
|3     |    axi                             |controller                   |     2|
|4     |  FFT_Controller_v0_1_S00_AXI_inst  |FFT_Controller_v0_1_S00_AXI  |   189|
+------+------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.746 ; gain = 342.277 ; free physical = 1573 ; free virtual = 9577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1272.746 ; gain = 242.191 ; free physical = 1573 ; free virtual = 9577
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1272.754 ; gain = 342.285 ; free physical = 1573 ; free virtual = 9577
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 146 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1438.617 ; gain = 424.645 ; free physical = 1503 ; free virtual = 9506
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ip_repo/edit_FFT_Controller_v0_1.runs/synth_1/FFT_Controller_v0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1462.629 ; gain = 0.000 ; free physical = 1503 ; free virtual = 9506
INFO: [Common 17-206] Exiting Vivado at Mon Apr  9 14:36:57 2018...
