{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493293536946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493293536955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 05:45:36 2017 " "Processing started: Thu Apr 27 05:45:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493293536955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293536955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta KPN_Modules -c KPN_Modules " "Command: quartus_sta KPN_Modules -c KPN_Modules" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293536955 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1493293537464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293537769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293537769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293537876 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293537876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "659 " "TimeQuest Timing Analyzer is analyzing 659 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "KPN_Modules.sdc " "Synopsys Design Constraints File file not found: 'KPN_Modules.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_inst\|divcounter\[22\] clock_divider:clk_inst\|divcounter\[22\] " "create_clock -period 1.000 -name clock_divider:clk_inst\|divcounter\[22\] clock_divider:clk_inst\|divcounter\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1493293538975 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1493293538975 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538975 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_3_inst\|w_ptr_reg\[0\]~0\|combout " "Node \"fifo_3_inst\|w_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538979 ""} { "Warning" "WSTA_SCC_NODE" "fifo_3_inst\|w_ptr_reg\[0\]~0\|datab " "Node \"fifo_3_inst\|w_ptr_reg\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538979 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538979 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_3_inst\|r_ptr_reg\[0\]~0\|combout " "Node \"fifo_3_inst\|r_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538980 ""} { "Warning" "WSTA_SCC_NODE" "fifo_3_inst\|r_ptr_reg\[0\]~0\|dataa " "Node \"fifo_3_inst\|r_ptr_reg\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538980 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_1_inst\|w_ptr_reg\[0\]~0\|combout " "Node \"fifo_1_inst\|w_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538980 ""} { "Warning" "WSTA_SCC_NODE" "fifo_1_inst\|w_ptr_reg\[0\]~0\|datab " "Node \"fifo_1_inst\|w_ptr_reg\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538980 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538980 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_2_inst\|r_ptr_reg\[0\]~0\|combout " "Node \"fifo_2_inst\|r_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""} { "Warning" "WSTA_SCC_NODE" "fifo_2_inst\|r_ptr_reg\[0\]~0\|datab " "Node \"fifo_2_inst\|r_ptr_reg\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_2_inst\|w_ptr_reg\[0\]~0\|combout " "Node \"fifo_2_inst\|w_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""} { "Warning" "WSTA_SCC_NODE" "fifo_2_inst\|w_ptr_reg\[0\]~0\|dataa " "Node \"fifo_2_inst\|w_ptr_reg\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538981 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "fifo_1_inst\|r_ptr_reg\[0\]~0\|combout " "Node \"fifo_1_inst\|r_ptr_reg\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""} { "Warning" "WSTA_SCC_NODE" "fifo_1_inst\|r_ptr_reg\[0\]~0\|dataa " "Node \"fifo_1_inst\|r_ptr_reg\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493293538981 ""}  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538981 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout " "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout " "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout " "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout " "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout " "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293538991 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538991 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293538998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539009 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1493293539016 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493293539033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493293539218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.452 " "Worst-case setup slack is -7.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.452           -2093.559 clock_divider:clk_inst\|divcounter\[22\]  " "   -7.452           -2093.559 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.690             -47.518 clk  " "   -3.690             -47.518 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720            -151.624 clock_divider:clk_inst\|divcounter\[22\]  " "   -1.720            -151.624 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk  " "    0.634               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.500 clk  " "   -3.000             -37.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533           -2068.412 clock_divider:clk_inst\|divcounter\[22\]  " "   -2.533           -2068.412 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293539287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539287 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493293539548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293539598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540646 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout " "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout " "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout " "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout " "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout " "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293540852 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493293540939 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.761 " "Worst-case setup slack is -6.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.761           -1878.506 clock_divider:clk_inst\|divcounter\[22\]  " "   -6.761           -1878.506 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.241             -40.931 clk  " "   -3.241             -40.931 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.529 " "Worst-case hold slack is -1.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.529            -116.566 clock_divider:clk_inst\|divcounter\[22\]  " "   -1.529            -116.566 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 clk  " "    0.581               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293540986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540986 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293540997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.500 clk  " "   -3.000             -37.500 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290           -1831.523 clock_divider:clk_inst\|divcounter\[22\]  " "   -2.290           -1831.523 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541023 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1493293541207 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_1_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_1_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout " "Cell: fifo_1_inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout " "Cell: fifo_1_inst\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_1_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_1_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout " "Cell: fifo_1_inst\|full_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout " "Cell: fifo_1_inst\|full_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout " "Cell: fifo_1_inst\|full_reg~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_1_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_1_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout " "Cell: fifo_2_inst\|Add0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout " "Cell: fifo_2_inst\|Add1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_2_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout " "Cell: fifo_2_inst\|empty_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout " "Cell: fifo_2_inst\|empty_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout " "Cell: fifo_2_inst\|empty_reg~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout " "Cell: fifo_2_inst\|full_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout " "Cell: fifo_2_inst\|full_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout " "Cell: fifo_2_inst\|full_reg~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout " "Cell: fifo_2_inst\|r_ptr_reg\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_2_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout " "Cell: fifo_3_inst\|Add0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout " "Cell: fifo_3_inst\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout " "Cell: fifo_3_inst\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout " "Cell: fifo_3_inst\|Add1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout " "Cell: fifo_3_inst\|empty_reg~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout " "Cell: fifo_3_inst\|empty_reg~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout " "Cell: fifo_3_inst\|full_reg~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|r_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout " "Cell: fifo_3_inst\|w_ptr_reg\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1493293541465 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1493293541502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.444 " "Worst-case setup slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444            -778.060 clock_divider:clk_inst\|divcounter\[22\]  " "   -3.444            -778.060 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.364             -13.313 clk  " "   -1.364             -13.313 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.135 " "Worst-case hold slack is -1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.135            -109.999 clock_divider:clk_inst\|divcounter\[22\]  " "   -1.135            -109.999 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.276 clk  " "   -3.000             -26.276 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087            -690.876 clock_divider:clk_inst\|divcounter\[22\]  " "   -1.087            -690.876 clock_divider:clk_inst\|divcounter\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1493293541610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293541610 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293542825 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293542826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493293543166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 27 05:45:43 2017 " "Processing ended: Thu Apr 27 05:45:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493293543166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493293543166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493293543166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1493293543166 ""}
