INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/ShiftReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg
WARNING: [VRFC 10-1315] redeclaration of ansi port dout is not allowed [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/ShiftReg.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/FSM_CTL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_CTL
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/Bit_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/lab8_fifo/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/baud_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
WARNING: [VRFC 10-1315] redeclaration of ansi port baud16x is not allowed [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/new/baud_gen.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/uart_rx_files/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/uart_rx_files/uart_rx.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sim_1/imports/uart_rx_files/tb_uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
