<stg><name>syr2k_Pipeline_lp7_lp8</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten156 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten156"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i13 0, i13 %indvar_flatten156

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc146

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc146:0 %indvar_flatten156_load = load i13 %indvar_flatten156

]]></Node>
<StgValue><ssdm name="indvar_flatten156_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc146:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc146:2 %icmp_ln45 = icmp_eq  i13 %indvar_flatten156_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc146:3 %add_ln45_1 = add i13 %indvar_flatten156_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc146:4 %br_ln45 = br i1 %icmp_ln45, void %for.inc149, void %for.body157.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc149:0 %j_load = load i7 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc149:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc149:2 %add_ln45 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc149:5 %icmp_ln46 = icmp_eq  i7 %j_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc149:6 %select_ln45 = select i1 %icmp_ln46, i7 0, i7 %j_load

]]></Node>
<StgValue><ssdm name="select_ln45"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc149:7 %select_ln45_1 = select i1 %icmp_ln46, i7 %add_ln45, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln45_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="7">
<![CDATA[
for.inc149:8 %trunc_ln48 = trunc i7 %select_ln45_1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc149:9 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln48, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="7">
<![CDATA[
for.inc149:11 %zext_ln48 = zext i7 %select_ln45

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc149:12 %add_ln48 = add i12 %tmp_s, i12 %zext_ln48

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="12">
<![CDATA[
for.inc149:13 %zext_ln48_1 = zext i12 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc149:16 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc149:17 %tmp2_addr = getelementptr i32 %tmp2, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="tmp2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:19 %empty_11 = load i12 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:20 %empty_12 = load i12 %tmp2_addr

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc149:26 %add_ln46 = add i7 %select_ln45, i7 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:27 %store_ln46 = store i13 %add_ln45_1, i13 %indvar_flatten156

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:28 %store_ln46 = store i7 %select_ln45_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:29 %store_ln46 = store i7 %add_ln46, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc149:14 %buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="buff_C_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:19 %empty_11 = load i12 %tmp1_addr

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:20 %empty_12 = load i12 %tmp2_addr

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:22 %buff_C_load = load i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="52" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:21 %add1 = fadd i32 %empty_11, i32 %empty_12

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="12">
<![CDATA[
for.inc149:22 %buff_C_load = load i12 %buff_C_addr

]]></Node>
<StgValue><ssdm name="buff_C_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="54" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:21 %add1 = fadd i32 %empty_11, i32 %empty_12

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:23 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="56" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:21 %add1 = fadd i32 %empty_11, i32 %empty_12

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:23 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="58" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:21 %add1 = fadd i32 %empty_11, i32 %empty_12

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:23 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:21 %add1 = fadd i32 %empty_11, i32 %empty_12

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:23 %mul2 = fmul i32 %buff_C_load, i32 %beta_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="62" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:24 %add2 = fadd i32 %add1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="63" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:24 %add2 = fadd i32 %add1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="64" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:24 %add2 = fadd i32 %add1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="65" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:24 %add2 = fadd i32 %add1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="66" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc149:24 %add2 = fadd i32 %add1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.body157.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="67" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc149:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp7_lp8_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc149:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc149:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc149:15 %buff_D_out_addr = getelementptr i32 %buff_D_out, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="buff_D_out_addr"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc149:18 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc149:25 %store_ln48 = store i32 %add2, i12 %buff_D_out_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
for.inc149:30 %br_ln46 = br void %for.inc146

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="buff_C" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="buff_D_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_D_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="tmp1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="tmp2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="beta" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="beta"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="112" from="StgValue_111" to="j" fromId="111" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_111" to="i" fromId="111" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_111" to="indvar_flatten156" fromId="111" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_auto.float" to="beta_read" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="beta" to="beta_read" fromId="110" toId="19">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="indvar_flatten156" to="store_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="122" from="StgValue_121" to="store_ln0" fromId="121" toId="21">
</dataflow>
<dataflow id="123" from="i" to="store_ln0" fromId="17" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_121" to="store_ln0" fromId="121" toId="22">
</dataflow>
<dataflow id="125" from="j" to="store_ln0" fromId="16" toId="22">
</dataflow>
<dataflow id="126" from="indvar_flatten156" to="indvar_flatten156_load" fromId="18" toId="24">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="127" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specpipeline_ln0" fromId="131" toId="25">
</dataflow>
<dataflow id="133" from="StgValue_111" to="specpipeline_ln0" fromId="111" toId="25">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specpipeline_ln0" fromId="131" toId="25">
</dataflow>
<dataflow id="136" from="p_str" to="specpipeline_ln0" fromId="135" toId="25">
</dataflow>
<dataflow id="137" from="indvar_flatten156_load" to="icmp_ln45" fromId="24" toId="26">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln45" fromId="138" toId="26">
</dataflow>
<dataflow id="140" from="indvar_flatten156_load" to="add_ln45_1" fromId="24" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln45_1" fromId="141" toId="27">
</dataflow>
<dataflow id="143" from="icmp_ln45" to="br_ln45" fromId="26" toId="28">
</dataflow>
<dataflow id="144" from="j" to="j_load" fromId="16" toId="29">
</dataflow>
<dataflow id="145" from="i" to="i_load" fromId="17" toId="30">
</dataflow>
<dataflow id="146" from="i_load" to="add_ln45" fromId="30" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln45" fromId="147" toId="31">
</dataflow>
<dataflow id="149" from="j_load" to="icmp_ln46" fromId="29" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_150" to="icmp_ln46" fromId="150" toId="32">
</dataflow>
<dataflow id="152" from="icmp_ln46" to="select_ln45" fromId="32" toId="33">
</dataflow>
<dataflow id="153" from="StgValue_121" to="select_ln45" fromId="121" toId="33">
</dataflow>
<dataflow id="154" from="j_load" to="select_ln45" fromId="29" toId="33">
</dataflow>
<dataflow id="155" from="icmp_ln46" to="select_ln45_1" fromId="32" toId="34">
</dataflow>
<dataflow id="156" from="add_ln45" to="select_ln45_1" fromId="31" toId="34">
</dataflow>
<dataflow id="157" from="i_load" to="select_ln45_1" fromId="30" toId="34">
</dataflow>
<dataflow id="158" from="select_ln45_1" to="trunc_ln48" fromId="34" toId="35">
</dataflow>
<dataflow id="160" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_s" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="trunc_ln48" to="tmp_s" fromId="35" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_162" to="tmp_s" fromId="162" toId="36">
</dataflow>
<dataflow id="164" from="select_ln45" to="zext_ln48" fromId="33" toId="37">
</dataflow>
<dataflow id="165" from="tmp_s" to="add_ln48" fromId="36" toId="38">
</dataflow>
<dataflow id="166" from="zext_ln48" to="add_ln48" fromId="37" toId="38">
</dataflow>
<dataflow id="167" from="add_ln48" to="zext_ln48_1" fromId="38" toId="39">
</dataflow>
<dataflow id="168" from="tmp1" to="tmp1_addr" fromId="108" toId="40">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp1_addr" fromId="169" toId="40">
</dataflow>
<dataflow id="171" from="zext_ln48_1" to="tmp1_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="172" from="tmp2" to="tmp2_addr" fromId="109" toId="41">
</dataflow>
<dataflow id="173" from="StgValue_169" to="tmp2_addr" fromId="169" toId="41">
</dataflow>
<dataflow id="174" from="zext_ln48_1" to="tmp2_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="175" from="tmp1_addr" to="empty_11" fromId="40" toId="42">
</dataflow>
<dataflow id="176" from="tmp2_addr" to="empty_12" fromId="41" toId="43">
</dataflow>
<dataflow id="177" from="select_ln45" to="add_ln46" fromId="33" toId="44">
</dataflow>
<dataflow id="178" from="StgValue_147" to="add_ln46" fromId="147" toId="44">
</dataflow>
<dataflow id="179" from="add_ln45_1" to="store_ln46" fromId="27" toId="45">
</dataflow>
<dataflow id="180" from="indvar_flatten156" to="store_ln46" fromId="18" toId="45">
</dataflow>
<dataflow id="181" from="select_ln45_1" to="store_ln46" fromId="34" toId="46">
</dataflow>
<dataflow id="182" from="i" to="store_ln46" fromId="17" toId="46">
</dataflow>
<dataflow id="183" from="add_ln46" to="store_ln46" fromId="44" toId="47">
</dataflow>
<dataflow id="184" from="j" to="store_ln46" fromId="16" toId="47">
</dataflow>
<dataflow id="185" from="buff_C" to="buff_C_addr" fromId="106" toId="48">
</dataflow>
<dataflow id="186" from="StgValue_169" to="buff_C_addr" fromId="169" toId="48">
</dataflow>
<dataflow id="187" from="zext_ln48_1" to="buff_C_addr" fromId="39" toId="48">
</dataflow>
<dataflow id="188" from="tmp1_addr" to="empty_11" fromId="40" toId="49">
</dataflow>
<dataflow id="189" from="tmp2_addr" to="empty_12" fromId="41" toId="50">
</dataflow>
<dataflow id="190" from="buff_C_addr" to="buff_C_load" fromId="48" toId="51">
</dataflow>
<dataflow id="191" from="empty_11" to="add1" fromId="49" toId="52">
</dataflow>
<dataflow id="192" from="empty_12" to="add1" fromId="50" toId="52">
</dataflow>
<dataflow id="193" from="buff_C_addr" to="buff_C_load" fromId="48" toId="53">
</dataflow>
<dataflow id="194" from="empty_11" to="add1" fromId="49" toId="54">
</dataflow>
<dataflow id="195" from="empty_12" to="add1" fromId="50" toId="54">
</dataflow>
<dataflow id="196" from="buff_C_load" to="mul2" fromId="53" toId="55">
</dataflow>
<dataflow id="197" from="beta_read" to="mul2" fromId="19" toId="55">
</dataflow>
<dataflow id="198" from="empty_11" to="add1" fromId="49" toId="56">
</dataflow>
<dataflow id="199" from="empty_12" to="add1" fromId="50" toId="56">
</dataflow>
<dataflow id="200" from="buff_C_load" to="mul2" fromId="53" toId="57">
</dataflow>
<dataflow id="201" from="beta_read" to="mul2" fromId="19" toId="57">
</dataflow>
<dataflow id="202" from="empty_11" to="add1" fromId="49" toId="58">
</dataflow>
<dataflow id="203" from="empty_12" to="add1" fromId="50" toId="58">
</dataflow>
<dataflow id="204" from="buff_C_load" to="mul2" fromId="53" toId="59">
</dataflow>
<dataflow id="205" from="beta_read" to="mul2" fromId="19" toId="59">
</dataflow>
<dataflow id="206" from="empty_11" to="add1" fromId="49" toId="60">
</dataflow>
<dataflow id="207" from="empty_12" to="add1" fromId="50" toId="60">
</dataflow>
<dataflow id="208" from="buff_C_load" to="mul2" fromId="53" toId="61">
</dataflow>
<dataflow id="209" from="beta_read" to="mul2" fromId="19" toId="61">
</dataflow>
<dataflow id="210" from="add1" to="add2" fromId="60" toId="62">
</dataflow>
<dataflow id="211" from="mul2" to="add2" fromId="61" toId="62">
</dataflow>
<dataflow id="212" from="add1" to="add2" fromId="60" toId="63">
</dataflow>
<dataflow id="213" from="mul2" to="add2" fromId="61" toId="63">
</dataflow>
<dataflow id="214" from="add1" to="add2" fromId="60" toId="64">
</dataflow>
<dataflow id="215" from="mul2" to="add2" fromId="61" toId="64">
</dataflow>
<dataflow id="216" from="add1" to="add2" fromId="60" toId="65">
</dataflow>
<dataflow id="217" from="mul2" to="add2" fromId="61" toId="65">
</dataflow>
<dataflow id="218" from="add1" to="add2" fromId="60" toId="66">
</dataflow>
<dataflow id="219" from="mul2" to="add2" fromId="61" toId="66">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="220" toId="67">
</dataflow>
<dataflow id="223" from="lp7_lp8_str" to="specloopname_ln0" fromId="222" toId="67">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="224" toId="68">
</dataflow>
<dataflow id="227" from="StgValue_226" to="empty" fromId="226" toId="68">
</dataflow>
<dataflow id="228" from="StgValue_226" to="empty" fromId="226" toId="68">
</dataflow>
<dataflow id="229" from="StgValue_226" to="empty" fromId="226" toId="68">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="127" toId="69">
</dataflow>
<dataflow id="231" from="StgValue_129" to="specpipeline_ln0" fromId="129" toId="69">
</dataflow>
<dataflow id="232" from="StgValue_131" to="specpipeline_ln0" fromId="131" toId="69">
</dataflow>
<dataflow id="233" from="StgValue_111" to="specpipeline_ln0" fromId="111" toId="69">
</dataflow>
<dataflow id="234" from="StgValue_131" to="specpipeline_ln0" fromId="131" toId="69">
</dataflow>
<dataflow id="235" from="p_str" to="specpipeline_ln0" fromId="135" toId="69">
</dataflow>
<dataflow id="236" from="buff_D_out" to="buff_D_out_addr" fromId="107" toId="70">
</dataflow>
<dataflow id="237" from="StgValue_169" to="buff_D_out_addr" fromId="169" toId="70">
</dataflow>
<dataflow id="238" from="zext_ln48_1" to="buff_D_out_addr" fromId="39" toId="70">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopName" to="specloopname_ln5" fromId="220" toId="71">
</dataflow>
<dataflow id="241" from="empty_7" to="specloopname_ln5" fromId="240" toId="71">
</dataflow>
<dataflow id="242" from="add2" to="store_ln48" fromId="66" toId="72">
</dataflow>
<dataflow id="243" from="buff_D_out_addr" to="store_ln48" fromId="70" toId="72">
</dataflow>
<dataflow id="244" from="icmp_ln45" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="245" from="icmp_ln45" to="StgValue_13" fromId="26" toId="13">
</dataflow>
</dataflows>


</stg>
