Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 17:15:27 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 219 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.706       -9.289                      2                  491        0.140        0.000                      0                  491        4.500        0.000                       0                   188  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.706       -9.289                      2                  491        0.140        0.000                      0                  491        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.706ns,  Total Violation       -9.289ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.706ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.705ns  (logic 9.861ns (67.059%)  route 4.844ns (32.941%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.566     5.087    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=122, routed)         0.817     6.423    vga_sync_unit/h_count_reg_reg[9]_0[3]
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.547 r  vga_sync_unit/i__carry_i_1__3/O
                         net (fo=1, routed)           0.000     6.547    ats/ec2/hitEnemy4__4_0[3]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.948 r  ats/ec2/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.948    ats/ec2/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  ats/ec2/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    ats/ec2/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.301 r  ats/ec2/hitEnemy5_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.985     8.286    ats/ec2/rgb_reg5[31]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    12.500 r  ats/ec2/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.502    ats/ec2/hitEnemy4__3_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.020 r  ats/ec2/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.884    14.904    ats/ec2/p_1_in[17]
    SLICE_X12Y25         LUT2 (Prop_lut2_I0_O)        0.124    15.028 r  ats/ec2/hitEnemy3_carry_i_3/O
                         net (fo=1, routed)           0.000    15.028    ats/ec2/hitEnemy3_carry_i_3_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.561 r  ats/ec2/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.561    ats/ec2/hitEnemy3_carry_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.678 r  ats/ec2/hitEnemy3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.678    ats/ec2/hitEnemy3_carry__0_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.897 r  ats/ec2/hitEnemy3_carry__1/O[0]
                         net (fo=2, routed)           0.637    16.533    ats/ec2/hitEnemy40_in[24]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.295    16.828 r  ats/ec2/hitEnemy3__89_carry__5_i_4/O
                         net (fo=1, routed)           0.000    16.828    ats/ec2/hitEnemy3__89_carry__5_i_4_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.360 r  ats/ec2/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.360    ats/ec2/hitEnemy3__89_carry__5_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.599 f  ats/ec2/hitEnemy3__89_carry__6/O[2]
                         net (fo=1, routed)           0.641    18.240    ats/ec2/rgb_reg3__0[30]
    SLICE_X13Y29         LUT4 (Prop_lut4_I2_O)        0.302    18.542 f  ats/ec2/hitEnemy_i_7/O
                         net (fo=1, routed)           0.399    18.941    ats/ec2/hitEnemy_i_7_n_0
    SLICE_X15Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.065 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.304    19.369    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X12Y30         LUT4 (Prop_lut4_I0_O)        0.124    19.493 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.175    19.668    ats/ec2/hitEnemy_i_6_0
    SLICE_X12Y30         LUT5 (Prop_lut5_I0_O)        0.124    19.792 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.792    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.439    14.780    ats/ec2/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.081    15.086    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -19.792    
  -------------------------------------------------------------------
                         slack                                 -4.706    

Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.587ns  (logic 10.054ns (68.923%)  route 4.533ns (31.077%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  vga_sync_unit/v_count_reg_reg[1]_replica/Q
                         net (fo=50, routed)          0.631     6.172    vga_sync_unit/Q[1]_repN
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.296 r  vga_sync_unit/hitEnemy5_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.296    ats/ec1/hitEnemy4__1_0[1]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.846 r  ats/ec1/hitEnemy5_carry/CO[3]
                         net (fo=1, routed)           0.000     6.846    ats/ec1/hitEnemy5_carry_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  ats/ec1/hitEnemy5_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.960    ats/ec1/hitEnemy5_carry__0_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.199 r  ats/ec1/hitEnemy5_carry__1/O[2]
                         net (fo=71, routed)          0.799     7.998    ats/ec1/hitEnemy5_carry__1_n_5
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    12.212 r  ats/ec1/hitEnemy4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.214    ats/ec1/hitEnemy4__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.732 r  ats/ec1/hitEnemy4__1/P[0]
                         net (fo=2, routed)           0.835    14.567    ats/ec1/hitEnemy4__1_n_105
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.124    14.691 r  ats/ec1/hitEnemy3__44_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.691    ats/ec1/hitEnemy3__44_carry_i_3__0_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.241 r  ats/ec1/hitEnemy3__44_carry/CO[3]
                         net (fo=1, routed)           0.000    15.241    ats/ec1/hitEnemy3__44_carry_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.575 r  ats/ec1/hitEnemy3__44_carry__0/O[1]
                         net (fo=1, routed)           0.576    16.151    ats/ec1/hitEnemy4__5[21]
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.303    16.454 r  ats/ec1/hitEnemy3__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.454    ats/ec1/hitEnemy3__89_carry__4_i_3__0_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.987 r  ats/ec1/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.987    ats/ec1/hitEnemy3__89_carry__4_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.310 f  ats/ec1/hitEnemy3__89_carry__5/O[1]
                         net (fo=1, routed)           0.712    18.023    ats/ec1/rgb_reg33_out[25]
    SLICE_X15Y9          LUT4 (Prop_lut4_I0_O)        0.306    18.329 f  ats/ec1/hitEnemy_i_7__0/O
                         net (fo=1, routed)           0.405    18.734    ats/ec1/hitEnemy_i_7__0_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.858 r  ats/ec1/hitEnemy_i_3__0/O
                         net (fo=1, routed)           0.154    19.012    ats/ec1/hitEnemy_i_3__0_n_0
    SLICE_X15Y8          LUT4 (Prop_lut4_I0_O)        0.124    19.136 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.419    19.555    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X15Y8          LUT5 (Prop_lut5_I1_O)        0.118    19.673 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.673    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X15Y8          FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.449    14.790    ats/ec1/clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.075    15.090    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -19.673    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.779ns (19.856%)  route 7.180ns (80.144%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=114, routed)         3.335     8.877    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124     9.001 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.504     9.505    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.502    10.131    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.273    11.528    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.652 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    12.391    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.515 r  vga_sync_unit/fontAddress_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.515    cred/t2/fontRow_reg_0[2]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.895    cred/t2/fontAddress_carry_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.218 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.827    14.045    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.748    14.300    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 1.695ns (19.015%)  route 7.219ns (80.985%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=114, routed)         3.335     8.877    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124     9.001 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.504     9.505    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.502    10.131    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.273    11.528    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.652 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    12.391    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.515 r  vga_sync_unit/fontAddress_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.515    cred/t2/fontRow_reg_0[2]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.895    cred/t2/fontAddress_carry_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.134 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.865    13.999    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.743    14.305    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.018ns (22.696%)  route 6.873ns (77.304%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=65, routed)          3.404     9.002    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124     9.126 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          0.977    10.102    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.152    10.254 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.010    11.264    vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I1_O)        0.348    11.612 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.819    12.431    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    12.555    cred/t3/fontRow_reg_1[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.088 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    cred/t3/fontAddress_carry__0_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.307 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.663    13.971    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.481    14.822    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    14.309    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 1.675ns (18.851%)  route 7.210ns (81.148%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=114, routed)         3.335     8.877    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124     9.001 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.504     9.505    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.502    10.131    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.273    11.528    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.652 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    12.391    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124    12.515 r  vga_sync_unit/fontAddress_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.515    cred/t2/fontRow_reg_0[2]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.895 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.895    cred/t2/fontAddress_carry_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.114 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.857    13.971    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.737    14.311    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.909ns (21.684%)  route 6.895ns (78.316%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=65, routed)          3.404     9.002    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124     9.126 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          0.977    10.102    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.152    10.254 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.010    11.264    vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I1_O)        0.348    11.612 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.819    12.431    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    12.555    cred/t3/fontRow_reg_1[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.198 r  cred/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.685    13.883    cred/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.481    14.822    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    14.297    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 1.500ns (17.109%)  route 7.267ns (82.891%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=114, routed)         3.335     8.877    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124     9.001 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.504     9.505    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.502    10.131    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.273    11.528    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.652 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.739    12.391    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.153    12.544 r  vga_sync_unit/fontAddress_carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.544    cred/t2/fontRow_reg[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.395    12.939 r  cred/t2/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.914    13.853    cred/t1/FontRom/ADDRBWRADDR[4]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.749    14.299    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -13.853    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 1.844ns (21.101%)  route 6.895ns (78.899%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.558     5.079    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=65, routed)          3.404     9.002    vga_sync_unit/h_count_reg_reg[9]_0[9]
    SLICE_X3Y30          LUT6 (Prop_lut6_I2_O)        0.124     9.126 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          0.977    10.102    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I3_O)        0.152    10.254 r  vga_sync_unit/g0_b0_i_2/O
                         net (fo=14, routed)          1.010    11.264    vga_sync_unit/g0_b0_i_2_n_0
    SLICE_X7Y27          LUT5 (Prop_lut5_I1_O)        0.348    11.612 r  vga_sync_unit/g0_b3__0/O
                         net (fo=3, routed)           0.819    12.431    vga_sync_unit/cred/t3/fontAddress0[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I3_O)        0.124    12.555 r  vga_sync_unit/fontAddress_carry__0_i_6__1/O
                         net (fo=1, routed)           0.000    12.555    cred/t3/fontRow_reg_1[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.133 r  cred/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.685    13.818    cred/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.481    14.822    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    14.303    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 1.654ns (19.215%)  route 6.954ns (80.785%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=114, routed)         3.335     8.877    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X2Y31          LUT3 (Prop_lut3_I0_O)        0.124     9.001 f  vga_sync_unit/g0_b0_i_9/O
                         net (fo=2, routed)           0.504     9.505    vga_sync_unit/g0_b0_i_9_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  vga_sync_unit/g0_b0_i_10/O
                         net (fo=1, routed)           0.502    10.131    vga_sync_unit/g0_b0_i_10_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.255 r  vga_sync_unit/g0_b0_i_6/O
                         net (fo=7, routed)           1.273    11.528    vga_sync_unit/g0_b0_i_6_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.652 r  vga_sync_unit/g0_b1/O
                         net (fo=3, routed)           0.475    12.127    vga_sync_unit/cred/t2/fontAddress0[5]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.124    12.251 r  vga_sync_unit/fontAddress_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.251    cred/t2/fontRow_reg_0[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.829 r  cred/t2/fontAddress_carry/O[2]
                         net (fo=1, routed)           0.864    13.693    cred/t1/FontRom/ADDRBWRADDR[3]
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.743    14.305    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.997%)  route 0.088ns (32.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[1]_replica/Q
                         net (fo=50, routed)          0.088     1.674    vga_sync_unit/Q[1]_repN
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.045     1.719 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.719    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121     1.579    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.504%)  route 0.090ns (32.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[1]_replica/Q
                         net (fo=50, routed)          0.090     1.676    vga_sync_unit/Q[1]_repN
    SLICE_X10Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=6, routed)           0.000     1.721    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121     1.579    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.562     1.445    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga_sync_unit/v_count_reg_reg[2]_replica/Q
                         net (fo=10, routed)          0.113     1.699    vga_sync_unit/Q[2]_repN
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.045     1.744 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.831     1.958    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.121     1.579    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  TxData_reg[0]/Q
                         net (fo=1, routed)           0.097     1.712    nolabel_line66/Q[0]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  nolabel_line66/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    nolabel_line66/rightshiftreg[1]_i_1_n_0
    SLICE_X4Y11          FDRE                                         r  nolabel_line66/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.862     1.989    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  nolabel_line66/rightshiftreg_reg[1]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y11          FDRE (Hold_fdre_C_D)         0.091     1.578    nolabel_line66/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.439    ats/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.074     1.661    ats/ec1/oldHitEnemy_reg[1]__0
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.098     1.759 r  ats/ec1/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ats/ec1_n_3
    SLICE_X12Y22         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.823     1.950    ats/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120     1.559    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.099%)  route 0.179ns (55.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.590     1.473    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  nolabel_line66/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.179     1.793    nolabel_line66/rightshiftreg_reg_n_0_[0]
    SLICE_X3Y15          FDSE                                         r  nolabel_line66/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.860     1.987    nolabel_line66/clk_IBUF_BUFG
    SLICE_X3Y15          FDSE                                         r  nolabel_line66/TxD_reg/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y15          FDSE (Hold_fdse_C_D)         0.070     1.579    nolabel_line66/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 receiver_unit/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.674%)  route 0.177ns (48.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.472    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  receiver_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  receiver_unit/state_reg/Q
                         net (fo=10, routed)          0.177     1.790    receiver_unit/state
    SLICE_X6Y14          LUT5 (Prop_lut5_I2_O)        0.048     1.838 r  receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.838    receiver_unit/nextstate_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     1.986    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  receiver_unit/nextstate_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.131     1.618    receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.590     1.473    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  nolabel_line66/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.101     1.702    nolabel_line66/rightshiftreg_reg_n_0_[6]
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.102     1.804 r  nolabel_line66/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    nolabel_line66/rightshiftreg[5]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.860     1.987    nolabel_line66/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.107     1.580    nolabel_line66/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 receiver_unit/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/clear_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.274%)  route 0.177ns (48.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.472    receiver_unit/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  receiver_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  receiver_unit/state_reg/Q
                         net (fo=10, routed)          0.177     1.790    receiver_unit/state
    SLICE_X6Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  receiver_unit/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.835    receiver_unit/clear_bitcounter_i_1_n_0
    SLICE_X6Y14          FDRE                                         r  receiver_unit/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.859     1.986    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  receiver_unit/clear_bitcounter_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.120     1.607    receiver_unit/clear_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.212ns (58.861%)  route 0.148ns (41.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.589     1.472    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.148     1.784    receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X6Y15          LUT5 (Prop_lut5_I2_O)        0.048     1.832 r  receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.858     1.985    receiver_unit/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.131     1.603    receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11  cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46  ats/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y11  vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11  vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y13  vga_sync_unit/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  vga_sync_unit/h_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  vga_sync_unit/v_count_reg_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   vga_sync_unit/v_count_reg_reg[0]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14  vga_sync_unit/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8   ats/ec1/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y30  ats/ec2/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y30  ats/newHealth_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y25   cred/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y25   cred/t3/pixel_reg/C



