712 4.8 0.4 1:48.85
712 4.5 0.4 1:48.89
712 0.0 0.4 1:48.93
712 5.6 0.4 1:48.98
712 5.6 0.4 1:49.02
712 5.6 0.4 1:49.06
712 5.6 0.4 1:49.11
712 4.5 0.4 1:49.16
712 5.6 0.4 1:49.21
712 0.0 0.4 1:49.25
712 4.5 0.4 1:49.30
712 5.6 0.4 1:49.34
712 0.0 0.4 1:49.38
712 4.5 0.4 1:49.43
712 10.5 0.4 1:49.48
712 5.3 0.4 1:49.52
712 4.5 0.4 1:49.57
712 5.9 0.4 1:49.62
712 11.1 0.4 1:49.68
712 4.8 0.4 1:49.72
712 4.5 0.4 1:49.77
712 5.3 0.4 1:49.82
712 0.0 0.4 1:49.86
712 9.1 0.4 1:49.92
712 11.1 0.4 1:49.97
712 11.1 0.4 1:50.02
712 0.0 0.4 1:50.05
712 5.6 0.4 1:50.09
712 0.0 0.4 1:50.13
712 11.1 0.4 1:50.18
712 5.6 0.4 1:50.22
712 5.6 0.4 1:50.26
712 5.6 0.4 1:50.30
712 9.5 0.4 1:50.37
712 5.6 0.4 1:50.40
712 5.3 0.4 1:50.45
712 5.0 0.4 1:50.50
712 5.9 0.4 1:50.54
KiB used, 390584 buff/cache
712 5.6 0.4 1:50.62
712 5.6 0.4 1:50.67
712 11.1 0.4 1:50.72
712 4.3 0.4 1:50.76
712 4.5 0.4 1:50.81
712 4.2 0.4 1:50.86
712 0.0 0.4 1:50.90
712 0.0 0.4 1:50.94
712 5.9 0.4 1:50.98
712 0.0 0.4 1:51.02
712 0.0 0.4 1:51.06
712 5.6 0.4 1:51.11
KiB used, 390900 buff/cache
KiB 1530712 avail Mem
712 11.1 0.4 1:51.25
11712 10.0 0.2 0:00.06
712 4.8 0.4 1:51.34
712 4.8 0.4 1:51.37
712 9.1 0.4 1:51.43
712 5.6 0.4 1:51.46
712 5.6 0.4 1:51.51
712 5.3 0.4 1:51.55
712 11.1 0.4 1:51.60
712 5.6 0.4 1:51.64
712 5.3 0.4 1:51.68
712 5.6 0.4 1:51.73
712 5.6 0.4 1:51.77
712 11.1 0.4 1:51.82
712 4.2 0.4 1:51.87
712 0.0 0.4 1:51.90
712 5.6 0.4 1:51.94
712 5.0 0.4 1:51.99
KiB used, 391448 buff/cache
712 5.6 0.4 1:52.07
712 5.9 0.4 1:52.11
712 5.6 0.4 1:52.16
712 5.6 0.4 1:52.21
712 0.0 0.4 1:52.25
712 4.8 0.4 1:52.30
12712 16.7 0.2 0:00.03
712 0.0 0.4 1:52.34
712 0.0 0.4 1:52.34
712 0.0 0.4 1:52.34
712 0.0 0.4 1:52.34
KiB used, 391640 buff/cache
712 0.0 0.4 1:52.34
712 0.0 0.4 1:52.34
712 0.0 0.4 1:52.34
