

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_192u_24u_128u_Pipeline_VITIS_LOOP_268_1'
================================================================
* Date:           Thu May 29 09:35:02 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei = alloca i32 1" [../streamtools.h:267->../top.cpp:127]   --->   Operation 6 'alloca' 'ei' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [../streamtools.h:266->../top.cpp:127]   --->   Operation 7 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:268->../top.cpp:127]   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %inter0_1, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter0_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [../streamtools.h:259->../top.cpp:127]   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 0, i32 %t" [../streamtools.h:268->../top.cpp:127]   --->   Operation 12 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 0, i32 %o" [../streamtools.h:266->../top.cpp:127]   --->   Operation 13 'store' 'store_ln266' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln267 = store i168 0, i168 %ei" [../streamtools.h:267->../top.cpp:127]   --->   Operation 14 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [../streamtools.h:280->../top.cpp:127]   --->   Operation 16 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_3 = load i32 %t" [../streamtools.h:268->../top.cpp:127]   --->   Operation 17 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln268 = icmp_eq  i32 %t_3, i32 %tmp" [../streamtools.h:268->../top.cpp:127]   --->   Operation 18 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%t_4 = add i32 %t_3, i32 1" [../streamtools.h:268->../top.cpp:127]   --->   Operation 19 'add' 't_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.body.split.i, void %StreamingDataWidthConverter_Batch<192u, 24u, 128u>.exit.exitStub" [../streamtools.h:268->../top.cpp:127]   --->   Operation 20 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln271 = icmp_eq  i32 %o_3, i32 0" [../streamtools.h:271->../top.cpp:127]   --->   Operation 21 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [../streamtools.h:280->../top.cpp:127]   --->   Operation 22 'add' 'o_4' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln282 = icmp_eq  i32 %o_4, i32 8" [../streamtools.h:282->../top.cpp:127]   --->   Operation 23 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln282, i32 0, i32 %o_4" [../streamtools.h:282->../top.cpp:127]   --->   Operation 24 'select' 'o_5' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 %t_4, i32 %t" [../streamtools.h:268->../top.cpp:127]   --->   Operation 25 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 %o_5, i32 %o" [../streamtools.h:266->../top.cpp:127]   --->   Operation 26 'store' 'store_ln266' <Predicate = (!icmp_ln268)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 27 [1/1] (3.63ns)   --->   "%ei_1 = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %inter0_1" [../streamtools.h:272->../top.cpp:127]   --->   Operation 27 'read' 'ei_1' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln273 = br void %if.end.i" [../streamtools.h:273->../top.cpp:127]   --->   Operation 28 'br' 'br_ln273' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 1.58>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.11>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ei_load = load i168 %ei" [../streamtools.h:268->../top.cpp:127]   --->   Operation 29 'load' 'ei_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i168 %ei_load" [../streamtools.h:268->../top.cpp:127]   --->   Operation 30 'zext' 'zext_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:269->../top.cpp:127]   --->   Operation 31 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../streamtools.h:268->../top.cpp:127]   --->   Operation 32 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %if.end.i, void %if.then2.i" [../streamtools.h:271->../top.cpp:127]   --->   Operation 33 'br' 'br_ln271' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%ei_2 = phi i192 %ei_1, void %if.then2.i, i192 %zext_ln268, void %for.body.split.i"   --->   Operation 34 'phi' 'ei_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%eo = trunc i192 %ei_2" [../streamtools.h:275->../top.cpp:127]   --->   Operation 35 'trunc' 'eo' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (3.52ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter0_2, i24 %eo" [../streamtools.h:276->../top.cpp:127]   --->   Operation 36 'write' 'write_ln276' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 128> <FIFO>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i168 @_ssdm_op_PartSelect.i168.i192.i32.i32, i192 %ei_2, i32 24, i32 191" [../streamtools.h:280->../top.cpp:127]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln267 = store i168 %trunc_ln, i168 %ei" [../streamtools.h:267->../top.cpp:127]   --->   Operation 38 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body.i" [../streamtools.h:268->../top.cpp:127]   --->   Operation 39 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('t', ../streamtools.h:268->../top.cpp:127) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln268', ../streamtools.h:268->../top.cpp:127) of constant 0 on local variable 't', ../streamtools.h:268->../top.cpp:127 [10]  (1.588 ns)

 <State 2>: 7.390ns
The critical path consists of the following:
	'load' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) on local variable 'o', ../streamtools.h:266->../top.cpp:127 [15]  (0.000 ns)
	'add' operation 32 bit ('o', ../streamtools.h:280->../top.cpp:127) [35]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln282', ../streamtools.h:282->../top.cpp:127) [36]  (2.552 ns)
	'select' operation 32 bit ('o', ../streamtools.h:282->../top.cpp:127) [37]  (0.698 ns)
	'store' operation 0 bit ('store_ln266', ../streamtools.h:266->../top.cpp:127) of variable 'o', ../streamtools.h:282->../top.cpp:127 on local variable 'o', ../streamtools.h:266->../top.cpp:127 [39]  (1.588 ns)

 <State 3>: 5.222ns
The critical path consists of the following:
	fifo read operation ('ei', ../streamtools.h:272->../top.cpp:127) on port 'inter0_1' (../streamtools.h:272->../top.cpp:127) [28]  (3.634 ns)
	multiplexor before 'phi' operation 192 bit ('ei') with incoming values : ('zext_ln268', ../streamtools.h:268->../top.cpp:127) ('ei', ../streamtools.h:272->../top.cpp:127) [31]  (1.588 ns)

 <State 4>: 5.116ns
The critical path consists of the following:
	'load' operation 168 bit ('ei_load', ../streamtools.h:268->../top.cpp:127) on local variable 'ei', ../streamtools.h:267->../top.cpp:127 [21]  (0.000 ns)
	multiplexor before 'phi' operation 192 bit ('ei') with incoming values : ('zext_ln268', ../streamtools.h:268->../top.cpp:127) ('ei', ../streamtools.h:272->../top.cpp:127) [31]  (1.588 ns)
	'phi' operation 192 bit ('ei') with incoming values : ('zext_ln268', ../streamtools.h:268->../top.cpp:127) ('ei', ../streamtools.h:272->../top.cpp:127) [31]  (0.000 ns)
	fifo write operation ('write_ln276', ../streamtools.h:276->../top.cpp:127) on port 'inter0_2' (../streamtools.h:276->../top.cpp:127) [33]  (3.528 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
