<?xml version="1.0" ?>
<component id="root" name="root">	<!--  -->
<component id="system" name="system">	<!--  -->
	<param name="number_of_cores"                    value="1"/>               <!--  -->
	<param name="number_of_L1Directories"            value="0"/>               <!--  -->
	<param name="number_of_L2Directories"            value="0"/>               <!--  -->
	<param name="number_of_L2s"                      value="0"/>               <!-- "This number means how many L2 clusters in each cluster there " "can be multiple banks/ports" -->
	<param name="Private_L2"                         value="0"/>               <!-- "1 Private, 0 shared/coherent" -->
	<param name="number_of_L3s"                      value="1"/>               <!-- "This number means how many L3 clusters" -->
	<param name="number_of_NoCs"                     value="0"/>               <!--  -->
	<param name="homogeneous_cores"                  value="0"/>               <!-- "1 means homo" -->
	<param name="homogeneous_L2s"                    value="0"/>               <!--  -->
	<param name="homogeneous_L1Directorys"           value="1"/>               <!--  -->
	<param name="homogeneous_L2Directorys"           value="1"/>               <!--  -->
	<param name="homogeneous_L3s"                    value="1"/>               <!--  -->
	<param name="homogeneous_ccs"                    value="1"/>               <!-- "cache coherece hardware" -->
	<param name="homogeneous_NoCs"                   value="1"/>               <!--  -->
	<param name="core_tech_node"                     value="22"/>              <!-- "nm" -->
	<param name="target_core_clockrate"              value="3200.000000"/>     <!-- "MHz" -->
	<param name="temperature"                        value="380"/>             <!-- "Kelvin" -->
	<param name="number_cache_levels"                value="2"/>               <!--  -->
	<param name="interconnect_projection_type"       value="0"/>               <!-- "0: agressive wire technology; 1: conservative wire technology" -->
	<param name="device_type"                        value="0"/>               <!-- "0: HP(High Performance Type); 1: LSTP(Low standby power) 2: " "LOP (Low Operating Power)" -->
	<param name="longer_channel_device"              value="0"/>               <!-- "0 no use; 1 use when approperiate" -->
	<param name="machine_bits"                       value="64"/>              <!--  -->
	<param name="virtual_address_width"              value="64"/>              <!--  -->
	<param name="physical_address_width"             value="52"/>              <!-- "address width determins the tag_width in Cache, LSQ and " "buffers in cache controller default value is machine_bits, if " "not set" -->
	<param name="virtual_memory_page_size"           value="4096"/>            <!-- "This page size(B) is complete different from the page size in " "Main memo secction. this page size is the size of virtual " "memory from OS/Archi perspective; the page size in Main memo " "secction is the actuall physical line in a DRAM bank" -->
	<stat name="total_cycles"                        value="1402855"/>         <!--  -->
	<stat name="idle_cycles"                         value="0"/>               <!-- "Scarab: McPAT ignores this" -->
	<stat name="busy_cycles"                         value="1402855"/>         <!-- "Scarab: McPAT ignores this" -->
	<component id="system.core0" name="core0">	<!--  -->
		<param name="clock_rate"                         value="3200.000000"/>     <!--  -->
		<param name="vdd"                                value="1.250000"/>        <!--  -->
		<param name="power_gating_vcc"                   value="-1"/>              <!--  -->
		<param name="opt_local"                          value="0"/>               <!-- "for cores with unknow timing, set to 0 to force off the opt flag" -->
		<param name="instruction_length"                 value="32"/>              <!--  -->
		<param name="opcode_width"                       value="16"/>              <!--  -->
		<param name="x86"                                value="1"/>               <!--  -->
		<param name="micro_opcode_width"                 value="8"/>               <!--  -->
		<param name="machine_type"                       value="0"/>               <!-- "inorder/OoO; 1 inorder; 0 OOO" -->
		<param name="number_hardware_threads"            value="1"/>               <!--  -->
		<param name="fetch_width"                        value="4"/>               <!-- "fetch_width determins the size of cachelines of L1 cache block" -->
		<param name="number_instruction_fetch_ports"     value="1"/>               <!-- "number_instruction_fetch_ports(icache ports) is always 1 in " "single-thread processor, it only may be more than one in SMT " "processors." -->
		<param name="decode_width"                       value="6"/>               <!-- "decode_width determins the number of ports of the renaming " "table (both RAM and CAM) scheme" -->
		<param name="issue_width"                        value="8"/>               <!-- "issue_width determins the number of ports of Issue window and " "other logic as in the complexity effective proccessors paper; " "issue_width==dispatch_width" -->
		<param name="peak_issue_width"                   value="8"/>               <!-- "peak_issue_width is used to determine the number of " "read/write ports of the instruction window and the register file" -->
		<param name="commit_width"                       value="8"/>               <!-- "commit_width determins the number of ports of register files" -->
		<param name="fp_issue_width"                     value="6"/>               <!--  -->
		<param name="prediction_width"                   value="6"/>               <!-- "number of branch instructions can be predicted simultanouesly" -->
		<param name="pipelines_per_core"                 value="1,1"/>             <!-- "integer_pipeline and floating_pipelines, if the floating_pipelines is 0, " "then the pipeline is shared" -->
		<param name="pipeline_depth"                     value="14,14"/>           <!-- "pipeline depth of int and fp, if pipeline is shared, the " "second number is the average cycles of fp ops issue and " "exe unit" -->
		<param name="ALU_per_core"                       value="4"/>               <!-- "contains an adder, a shifter, and a logical unit" -->
		<param name="MUL_per_core"                       value="2"/>               <!-- "For MUL and Div" -->
		<param name="FPU_per_core"                       value="6"/>               <!--  -->
		<param name="instruction_buffer_size"            value="32"/>              <!-- "buffer between IF and ID stage" -->
		<param name="decoded_stream_buffer_size"         value="16"/>              <!-- "buffer between ID and sche/exe stage" -->
		<param name="instruction_window_scheme"          value="0"/>               <!-- "0 PHYREG based, 1 RSBASED. McPAT support 2 types of OoO " "cores, RS based and physical reg based." -->
		<param name="instruction_window_size"            value="96"/>              <!-- "Instruction window is limited by the size of the RS and ROB" -->
		<param name="fp_instruction_window_size"         value="64"/>              <!-- "Instruction window is limited by the size of the RS and ROB" -->
		<param name="ROB_size"                           value="256"/>             <!-- "each in-flight instruction has an entry in ROB" -->
		<param name="archi_Regs_IRF_size"                value="192"/>             <!-- "Number of integer architectural registers" -->
		<param name="archi_Regs_FRF_size"                value="0"/>               <!-- "Number of floating point architectural registers" -->
		<param name="phy_Regs_IRF_size"                  value="192"/>             <!-- "Number of integer physical registers needed for renaming in OoO mode. In " "Scarab these are tied to ROB." -->
		<param name="phy_Regs_FRF_size"                  value="160"/>             <!-- "Number of floating point physical registers needed for " "renaming OoO mode. In scarab these are tied to ROB." -->
		<param name="rename_scheme"                      value="0"/>               <!-- "can be RAM based(0) or CAM based(1) rename scheme RAM-based " "scheme will have free list, status table; CAM-based scheme " "have the valid bit in the data field of the CAM both RAM and " "CAM need RAM-based checkpoint table, checkpoint_depth=# of " "in_flight instructions; Detailed RAT Implementation see McPat " "TR" -->
		<param name="register_windows_size"              value="0"/>               <!-- "how many windows in the windowed register file, sun " "processors; no register windowing is used when this number is " "0" -->
		<param name="LSU_order"                          value="out-of-order"/>    <!-- "In OoO cores, loads and stores can be issued whether inorder(Pentium Pro) " "or (OoO)out-of-order(Alpha), They will always try to exeute out-of-order " "though." -->
		<param name="store_buffer_size"                  value="85"/>              <!--  -->
		<param name="load_buffer_size"                   value="85"/>              <!-- "By default, in-order cores do not have load buffers" -->
		<param name="memory_ports"                       value="2"/>               <!-- "number of ports refer to sustainable concurrent memory " "accesses. max_allowed_in_flight_memo_instructions determins " "the # of ports of load and store buffer as well as the ports " "of Dcache which is connected to LSU. dual-pumped Dcache can " "be used to save the extra read/write ports" -->
		<param name="RAS_size"                           value="32"/>              <!-- "Size of return address stack" -->
		<stat name="total_instructions"                  value="1201428"/>         <!--  -->
		<stat name="uop_miss"                            value="0"/>               <!--  -->
		<stat name="uop_hit"                             value="0"/>               <!--  -->
		<stat name="uop_cache_access"                    value="0"/>               <!--  -->
		<stat name="uop_cache_miss"                      value="0"/>               <!--  -->
		<stat name="int_instructions"                    value="1135088"/>         <!--  -->
		<stat name="fp_instructions"                     value="31243"/>           <!--  -->
		<stat name="branch_instructions"                 value="188232"/>          <!--  -->
		<stat name="branch_mispredictions"               value="6557"/>            <!--  -->
		<stat name="load_instructions"                   value="261539"/>          <!--  -->
		<stat name="store_instructions"                  value="90079"/>           <!--  -->
		<stat name="committed_instructions"              value="1122078"/>         <!--  -->
		<stat name="committed_int_instructions"          value="1082868"/>         <!--  -->
		<stat name="committed_fp_instructions"           value="39210"/>           <!--  -->
		<stat name="pipeline_duty_cycle"                 value="0.142736"/>        <!-- "<=1, runtime_ipc/peak_ipc; averaged for all cores if homogenous" -->
		<stat name="total_cycles"                        value="1402855"/>         <!--  -->
		<stat name="idle_cycles"                         value="0"/>               <!--  -->
		<stat name="busy_cycles"                         value="1402855"/>         <!--  -->
		<stat name="ROB_reads"                           value="1201428"/>         <!--  -->
		<stat name="ROB_writes"                          value="1201428"/>         <!--  -->
		<stat name="rename_reads"                        value="2402856"/>         <!-- "lookup in renaming logic" -->
		<stat name="rename_writes"                       value="1201428"/>         <!-- "update dest regs. renaming logic" -->
		<stat name="fp_rename_reads"                     value="0"/>               <!--  -->
		<stat name="fp_rename_writes"                    value="0"/>               <!--  -->
		<stat name="inst_window_reads"                   value="1201428"/>         <!--  -->
		<stat name="inst_window_writes"                  value="1201428"/>         <!--  -->
		<stat name="inst_window_wakeup_accesses"         value="1201428"/>         <!--  -->
		<stat name="fp_inst_window_reads"                value="0"/>               <!--  -->
		<stat name="fp_inst_window_writes"               value="0"/>               <!--  -->
		<stat name="fp_inst_window_wakeup_accesses"      value="0"/>               <!--  -->
		<stat name="int_regfile_reads"                   value="1370727"/>         <!--  -->
		<stat name="float_regfile_reads"                 value="0"/>               <!--  -->
		<stat name="int_regfile_writes"                  value="1108828"/>         <!--  -->
		<stat name="float_regfile_writes"                value="0"/>               <!--  -->
		<stat name="function_calls"                      value="9130"/>            <!--  -->
		<stat name="context_switches"                    value="0"/>               <!--  -->
		<stat name="ialu_accesses"                       value="1200246"/>         <!--  -->
		<stat name="fpu_accesses"                        value="0"/>               <!--  -->
		<stat name="mul_accesses"                        value="1182"/>            <!--  -->
		<stat name="cdb_alu_accesses"                    value="1200246"/>         <!--  -->
		<stat name="cdb_mul_accesses"                    value="1182"/>            <!--  -->
		<stat name="cdb_fpu_accesses"                    value="0"/>               <!--  -->
		<stat name="IFU_duty_cycle"                      value="1"/>               <!--  -->
		<stat name="LSU_duty_cycle"                      value="0.500000"/>        <!--  -->
		<stat name="MemManU_I_duty_cycle"                value="1"/>               <!--  -->
		<stat name="MemManU_D_duty_cycle"                value="0.500000"/>        <!--  -->
		<stat name="ALU_duty_cycle"                      value="1"/>               <!--  -->
		<stat name="MUL_duty_cycle"                      value="0.300000"/>        <!--  -->
		<stat name="FPU_duty_cycle"                      value="0.300000"/>        <!--  -->
		<stat name="ALU_cdb_duty_cycle"                  value="1"/>               <!--  -->
		<stat name="MUL_cdb_duty_cycle"                  value="0.300000"/>        <!--  -->
		<stat name="FPU_cdb_duty_cycle"                  value="0.300000"/>        <!--  -->
		<param name="number_of_BPT"                      value="2"/>               <!--  -->
		<component id="system.core0.predictor" name="PBT">	<!--  -->
			<param name="local_predictor_size"               value="10,3"/>            <!--  -->
			<param name="local_predictor_entries"            value="1024"/>            <!--  -->
			<param name="global_predictor_entries"           value="4096"/>            <!--  -->
			<param name="global_predictor_bits"              value="2"/>               <!--  -->
			<param name="chooser_predictor_entries"          value="4096"/>            <!--  -->
			<param name="chooser_predictor_bits"             value="2"/>               <!--  -->
		</component>
		<component id="system.core0.itlb" name="itlb">	<!--  -->
			<param name="number_entries"                     value="128"/>             <!-- "Scarab: models perfect tlb, this number is hard coded in the power file" -->
			<stat name="total_accesses"                      value="16401"/>           <!--  -->
			<stat name="total_misses"                        value="0"/>               <!-- "Scarab: perfect TLB" -->
			<stat name="conflicts"                           value="0"/>               <!--  -->
		</component>
		<component id="system.core0.icache" name="icache">	<!--  -->
			<param name="icache_config"                      value="32768,64,8,1,1,3,32,1"/> <!-- "the parameters are capacity,block_width, associativity, bank, throughput " "w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy " "(0 no write or write-though with non-write allocate;1 write-back with " "write-allocate)" -->
			<param name="buffer_sizes"                       value="16,16,16,0"/>      <!-- "cache controller buffer sizes: " "miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_" "size,wb_buffer_size" -->
			<stat name="read_accesses"                       value="16401"/>           <!--  -->
			<stat name="read_misses"                         value="590"/>             <!--  -->
			<stat name="conflicts"                           value="0"/>               <!--  -->
		</component>
		<component id="system.core0.dtlb" name="dtlb">	<!--  -->
			<param name="number_entries"                     value="128"/>             <!-- "dual threads" -->
			<stat name="total_accesses"                      value="90079"/>           <!--  -->
			<stat name="total_misses"                        value="0"/>               <!-- "Scarab: perfect DTLB" -->
			<stat name="conflicts"                           value="0"/>               <!--  -->
		</component>
		<component id="system.core0.dcache" name="dcache">	<!--  -->
			<param name="dcache_config"                      value="32768,64,8,2,1,2,64,1"/> <!-- "the parameters are capacity,block_width, associativity, bank, throughput " "w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy " "(0 no write or write-though with non-write allocate;1 write-back with " "write-allocate)" -->
			<param name="buffer_sizes"                       value="16, 16, 16, 16"/>  <!-- "cache controller buffer sizes: " "miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_" "size,wb_buffer_size" -->
			<stat name="read_accesses"                       value="258641"/>          <!--  -->
			<stat name="write_accesses"                      value="92011"/>           <!--  -->
			<stat name="read_misses"                         value="12917"/>           <!--  -->
			<stat name="write_misses"                        value="9260"/>            <!--  -->
			<stat name="conflicts"                           value="0"/>               <!--  -->
		</component>
			<param name="number_of_BTB"                      value="1"/>               <!--  -->
		<component id="system.core0.BTB" name="BTB">	<!--  -->
			<param name="BTB_config"                         value="8192,8,4,1,1,1"/>  <!-- "the parameters are capacity,block_width,associativity,bank, throughput " "w.r.t. core clock, latency w.r.t. core clock" -->
			<stat name="read_accesses"                       value="478302"/>          <!-- "See IFU code for guideline" -->
			<stat name="write_accesses"                      value="6557"/>            <!--  -->
		</component>
	</component>
	<component id="system.L1Directory0" name="system.L1Directory0">	<!--  -->
		<param name="Directory_type"                     value="0"/>               <!-- "0 cam based shadowed tag. 1 directory cache" -->
		<param name="Dir_config"                         value="4096,2,0,1,100,100, 8"/> <!-- "the parameters are capacity,block_width, " "associativity,bank, throughput w.r.t. core clock, " "latency w.r.t. core clock," -->
		<param name="buffer_sizes"                       value="8, 8, 8, 8"/>      <!-- "all the buffer related are optional" -->
		<param name="clockrate"                          value="3400"/>            <!--  -->
		<param name="ports"                              value="1,1,1"/>           <!-- "number of r, w, and rw search ports" -->
		<param name="device_type"                        value="0"/>               <!--  -->
		<stat name="read_accesses"                       value="0"/>               <!--  -->
		<stat name="write_accesses"                      value="0"/>               <!--  -->
		<stat name="read_misses"                         value="0"/>               <!--  -->
		<stat name="write_misses"                        value="0"/>               <!--  -->
		<stat name="conflicts"                           value="0"/>               <!--  -->
	</component>
	<component id="system.L2Directory0" name="system.L2Directory0">	<!--  -->
		<param name="Directory_type"                     value="0"/>               <!-- "0 cam based shadowed tag. 1 directory cache" -->
		<param name="Dir_config"                         value="512,4,0,1,1, 1"/>  <!-- "the parameters are capacity,block_width, " "associativity,bank, throughput w.r.t. core clock, " "latency w.r.t. core clock," -->
		<param name="buffer_sizes"                       value="16, 16, 16, 16"/>  <!-- "all the buffer related are optional" -->
		<param name="clockrate"                          value="1200"/>            <!--  -->
		<param name="ports"                              value="1,1,1"/>           <!-- "number of r, w, and rw search ports" -->
		<param name="device_type"                        value="0"/>               <!--  -->
		<stat name="read_accesses"                       value="0"/>               <!--  -->
		<stat name="write_accesses"                      value="0"/>               <!--  -->
		<stat name="read_misses"                         value="0"/>               <!--  -->
		<stat name="write_misses"                        value="0"/>               <!--  -->
		<stat name="conflicts"                           value="0"/>               <!--  -->
	</component>
	<component id="system.L30" name="L30">	<!--  -->
		<param name="L3_config"                          value="524288,64,4,1,1,18,32, 1"/> <!-- "the parameters are capacity,block_width, associativity, bank, throughput " "w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy" -->
		<param name="clockrate"                          value="3200.000000"/>     <!--  -->
		<param name="ports"                              value="1,1,1"/>           <!-- "number of r, w, and rw ports" -->
		<param name="device_type"                        value="0"/>               <!--  -->
		<param name="buffer_sizes"                       value="16, 16, 16, 16"/>  <!-- "cache controller buffer sizes: " "miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_" "size,wb_buffer_size" -->
		<stat name="read_accesses"                       value="12240"/>           <!--  -->
		<stat name="write_accesses"                      value="12"/>              <!--  -->
		<stat name="read_misses"                         value="9480"/>            <!--  -->
		<stat name="write_misses"                        value="0"/>               <!--  -->
		<stat name="conflicts"                           value="0"/>               <!--  -->
		<stat name="duty_cycle"                          value="1"/>               <!--  -->
	</component>
	<component id="system.NoC0" name="noc0">	<!--  -->
		<param name="clockrate"                          value="1200"/>            <!--  -->
		<param name="type"                               value="1"/>               <!-- "0:bus, 1:NoC , for bus no matter how many nodes sharing the " "bus at each time only one node can send req" -->
		<param name="horizontal_nodes"                   value="1"/>               <!--  -->
		<param name="vertical_nodes"                     value="1"/>               <!--  -->
		<param name="has_global_link"                    value="1"/>               <!-- "1 has global link, 0 does not have global link" -->
		<param name="link_throughput"                    value="1"/>               <!-- "w.r.t clock" -->
		<param name="link_latency"                       value="1"/>               <!-- "w.r.t clock, througput >= latency" -->
		<param name="input_ports"                        value="8"/>               <!--  -->
		<param name="output_ports"                       value="7"/>               <!--  -->
		<param name="virtual_channel_per_port"           value="2"/>               <!--  -->
		<param name="input_buffer_entries_per_vc"        value="128"/>             <!--  -->
		<param name="flit_bits"                          value="40"/>              <!--  -->
		<param name="chip_coverage"                      value="1"/>               <!-- "When multiple NOC present, one NOC will cover part of the " "whole chip. chip_coverage <=1" -->
		<param name="link_routing_over_percentage"       value="1.000000"/>        <!-- "Links can route over other components or occupy whole area. " "by default, 50% of the NoC global links routes over other " "components" -->
		<stat name="total_accesses"                      value="0"/>               <!-- "This is the number of total accesses within the whole network " "not for each router" -->
		<stat name="duty_cycle"                          value="1"/>               <!--  -->
	</component>
	<component id="system.mc" name="mc">	<!--  -->
		<param name="type"                               value="0"/>               <!-- "1: low power; 0 high performance" -->
		<param name="mc_clock"                           value="1200"/>            <!-- "McPat: DIMM IO bus clock rate MHz" -->
		<param name="peak_transfer_rate"                 value="19200"/>           <!-- "MB/S" -->
		<param name="block_size"                         value="64"/>              <!-- "Bytes" -->
		<param name="number_mcs"                         value="1"/>               <!--  -->
		<param name="memory_channels_per_mc"             value="1"/>               <!--  -->
		<param name="number_ranks"                       value="1"/>               <!--  -->
		<param name="withPHY"                            value="0"/>               <!--  -->
		<param name="req_window_size_per_channel"        value="64"/>              <!--  -->
		<param name="IO_buffer_size_per_channel"         value="64"/>              <!--  -->
		<param name="databus_width"                      value="64"/>              <!-- "bits" -->
		<param name="addressbus_width"                   value="49.000000"/>       <!-- "McPAT will add the control bus width to the addressbus width " "automatically" -->
		<stat name="memory_accesses"                     value="9480"/>            <!--  -->
		<stat name="memory_reads"                        value="9480"/>            <!--  -->
		<stat name="memory_writes"                       value="0"/>               <!--  -->
	</component>
	<component id="system.niu" name="niu">	<!--  -->
		<param name="type"                               value="0"/>               <!-- "1: low power; 0 high performance" -->
		<param name="clockrate"                          value="350"/>             <!--  -->
		<param name="number_units"                       value="0"/>               <!-- "unlike PCIe and memory controllers, each Ethernet controller " "only have one port" -->
		<stat name="duty_cycle"                          value="1.000000"/>        <!-- "achievable max load <= 1.0" -->
		<stat name="total_load_perc"                     value="0.700000"/>        <!-- "ratio of total achived load to total achivable bandwidth" -->
	</component>
	<component id="system.pcie" name="pcie">	<!--  -->
		<param name="type"                               value="0"/>               <!-- "1: low power; 0 high performance" -->
		<param name="withPHY"                            value="1"/>               <!--  -->
		<param name="clockrate"                          value="350"/>             <!--  -->
		<param name="number_units"                       value="0"/>               <!--  -->
		<param name="num_channels"                       value="8"/>               <!-- "2 ,4 ,8 ,16 ,32" -->
		<stat name="duty_cycle"                          value="1.000000"/>        <!-- "achievable max load <= 1.0" -->
		<stat name="total_load_perc"                     value="0.700000"/>        <!-- "Percentage of total achived load to total achivable bandwidth" -->
	</component>
	<component id="system.flashc" name="flashc">	<!--  -->
		<param name="number_flashcs"                     value="0"/>               <!--  -->
		<param name="type"                               value="1"/>               <!-- "1: low power; 0 high performance" -->
		<param name="withPHY"                            value="1"/>               <!--  -->
		<param name="peak_transfer_rate"                 value="200"/>             <!-- "Per controller sustainable reak rate MB/S" -->
		<stat name="duty_cycle"                          value="1.000000"/>        <!-- "achievable max load <= 1.0" -->
		<stat name="total_load_perc"                     value="0.700000"/>        <!-- "Percentage of total achived load to total achivable bandwidth" -->
	</component>
</component>
</component>
