$comment
	File created using the following command:
		vcd file my_ram32x4_in_memory.msim.vcd -direction
$end
$date
	Wed May 15 14:25:18 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module my_ram32x4_in_memory_vlg_vec_tst $end
$var reg 5 ! address [4:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [3] $end
$var wire 1 & q [2] $end
$var wire 1 ' q [1] $end
$var wire 1 ( q [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 wren~input_o $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 clk~inputCLKENA0_outclk $end
$var wire 1 3 data[0]~input_o $end
$var wire 1 4 address[0]~input_o $end
$var wire 1 5 address[1]~input_o $end
$var wire 1 6 address[2]~input_o $end
$var wire 1 7 address[3]~input_o $end
$var wire 1 8 address[4]~input_o $end
$var wire 1 9 data[1]~input_o $end
$var wire 1 : data[2]~input_o $end
$var wire 1 ; data[3]~input_o $end
$var wire 1 < memory_array_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 = memory_array_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 > memory_array_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 ? memory_array_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 @ memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 A memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 B memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 C memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 D memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 E memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 F memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 G memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 H memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 I memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 J memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 K memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 L memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 M memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 N memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 O memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 P memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Q memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 R memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 S memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
b0 #
0$
0(
0'
0&
0%
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
$end
#5000
1"
11
12
#10000
0"
01
02
#15000
1"
11
12
#20000
b1000 #
b1010 #
1$
0"
19
1;
10
01
02
#25000
1"
11
12
#25001
1R
1P
1=
1?
1%
1'
#30000
b10 #
b0 #
0$
0"
09
0;
00
01
02
#35000
1"
11
12
#40000
b10000 !
b11000 !
b11100 !
b11110 !
b11111 !
b100 #
b101 #
1$
0"
13
1:
14
15
16
17
18
10
01
02
#45000
1"
11
12
#45001
1S
0R
1Q
0P
1<
0=
1>
0?
0%
1&
0'
1(
#50000
b1111 !
b111 !
b11 !
b1 !
b0 !
b1 #
b0 #
0$
0"
03
0:
04
05
06
07
08
00
01
02
#55000
1"
11
12
#55001
0S
1R
0Q
1P
0<
1=
0>
1?
1%
0&
1'
0(
#60000
b10000 !
b11000 !
b11100 !
b11110 !
b11111 !
0"
14
15
16
17
18
01
02
#65000
1"
11
12
#65001
1S
0R
1Q
0P
1<
0=
1>
0?
0%
1&
0'
1(
#70000
b1111 !
b111 !
b11 !
b1 !
b0 !
0"
04
05
06
07
08
01
02
#75000
1"
11
12
#75001
0S
1R
0Q
1P
0<
1=
0>
1?
1%
0&
1'
0(
#80000
0"
01
02
#85000
