/// Auto-generated bit field definitions for AFIO
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::afio {

using namespace alloy::hal::bitfields;

// ============================================================================
// AFIO Bit Field Definitions
// ============================================================================

/// EVCR - Event Control Register (AFIO_EVCR)
namespace evcr {
/// Pin selection
/// Position: 0, Width: 4
using PIN = BitField<0, 4>;
constexpr uint32_t PIN_Pos = 0;
constexpr uint32_t PIN_Msk = PIN::mask;

/// Port selection
/// Position: 4, Width: 3
using PORT = BitField<4, 3>;
constexpr uint32_t PORT_Pos = 4;
constexpr uint32_t PORT_Msk = PORT::mask;

/// Event Output Enable
/// Position: 7, Width: 1
using EVOE = BitField<7, 1>;
constexpr uint32_t EVOE_Pos = 7;
constexpr uint32_t EVOE_Msk = EVOE::mask;

}  // namespace evcr

/// MAPR - AF remap and debug I/O configuration register (AFIO_MAPR)
namespace mapr {
/// SPI1 remapping
/// Position: 0, Width: 1
/// Access: read-write
using SPI1_REMAP = BitField<0, 1>;
constexpr uint32_t SPI1_REMAP_Pos = 0;
constexpr uint32_t SPI1_REMAP_Msk = SPI1_REMAP::mask;

/// I2C1 remapping
/// Position: 1, Width: 1
/// Access: read-write
using I2C1_REMAP = BitField<1, 1>;
constexpr uint32_t I2C1_REMAP_Pos = 1;
constexpr uint32_t I2C1_REMAP_Msk = I2C1_REMAP::mask;

/// USART1 remapping
/// Position: 2, Width: 1
/// Access: read-write
using USART1_REMAP = BitField<2, 1>;
constexpr uint32_t USART1_REMAP_Pos = 2;
constexpr uint32_t USART1_REMAP_Msk = USART1_REMAP::mask;

/// USART2 remapping
/// Position: 3, Width: 1
/// Access: read-write
using USART2_REMAP = BitField<3, 1>;
constexpr uint32_t USART2_REMAP_Pos = 3;
constexpr uint32_t USART2_REMAP_Msk = USART2_REMAP::mask;

/// USART3 remapping
/// Position: 4, Width: 2
/// Access: read-write
using USART3_REMAP = BitField<4, 2>;
constexpr uint32_t USART3_REMAP_Pos = 4;
constexpr uint32_t USART3_REMAP_Msk = USART3_REMAP::mask;

/// TIM1 remapping
/// Position: 6, Width: 2
/// Access: read-write
using TIM1_REMAP = BitField<6, 2>;
constexpr uint32_t TIM1_REMAP_Pos = 6;
constexpr uint32_t TIM1_REMAP_Msk = TIM1_REMAP::mask;

/// TIM2 remapping
/// Position: 8, Width: 2
/// Access: read-write
using TIM2_REMAP = BitField<8, 2>;
constexpr uint32_t TIM2_REMAP_Pos = 8;
constexpr uint32_t TIM2_REMAP_Msk = TIM2_REMAP::mask;

/// TIM3 remapping
/// Position: 10, Width: 2
/// Access: read-write
using TIM3_REMAP = BitField<10, 2>;
constexpr uint32_t TIM3_REMAP_Pos = 10;
constexpr uint32_t TIM3_REMAP_Msk = TIM3_REMAP::mask;

/// TIM4 remapping
/// Position: 12, Width: 1
/// Access: read-write
using TIM4_REMAP = BitField<12, 1>;
constexpr uint32_t TIM4_REMAP_Pos = 12;
constexpr uint32_t TIM4_REMAP_Msk = TIM4_REMAP::mask;

/// CAN1 remapping
/// Position: 13, Width: 2
/// Access: read-write
using CAN_REMAP = BitField<13, 2>;
constexpr uint32_t CAN_REMAP_Pos = 13;
constexpr uint32_t CAN_REMAP_Msk = CAN_REMAP::mask;

/// Port D0/Port D1 mapping on OSCIN/OSCOUT
/// Position: 15, Width: 1
/// Access: read-write
using PD01_REMAP = BitField<15, 1>;
constexpr uint32_t PD01_REMAP_Pos = 15;
constexpr uint32_t PD01_REMAP_Msk = PD01_REMAP::mask;

/// Set and cleared by software
/// Position: 16, Width: 1
/// Access: read-write
using TIM5CH4_IREMAP = BitField<16, 1>;
constexpr uint32_t TIM5CH4_IREMAP_Pos = 16;
constexpr uint32_t TIM5CH4_IREMAP_Msk = TIM5CH4_IREMAP::mask;

/// ADC 1 External trigger injected conversion remapping
/// Position: 17, Width: 1
/// Access: read-write
using ADC1_ETRGINJ_REMAP = BitField<17, 1>;
constexpr uint32_t ADC1_ETRGINJ_REMAP_Pos = 17;
constexpr uint32_t ADC1_ETRGINJ_REMAP_Msk = ADC1_ETRGINJ_REMAP::mask;

/// ADC 1 external trigger regular conversion remapping
/// Position: 18, Width: 1
/// Access: read-write
using ADC1_ETRGREG_REMAP = BitField<18, 1>;
constexpr uint32_t ADC1_ETRGREG_REMAP_Pos = 18;
constexpr uint32_t ADC1_ETRGREG_REMAP_Msk = ADC1_ETRGREG_REMAP::mask;

/// ADC 2 external trigger injected conversion remapping
/// Position: 19, Width: 1
/// Access: read-write
using ADC2_ETRGINJ_REMAP = BitField<19, 1>;
constexpr uint32_t ADC2_ETRGINJ_REMAP_Pos = 19;
constexpr uint32_t ADC2_ETRGINJ_REMAP_Msk = ADC2_ETRGINJ_REMAP::mask;

/// ADC 2 external trigger regular conversion remapping
/// Position: 20, Width: 1
/// Access: read-write
using ADC2_ETRGREG_REMAP = BitField<20, 1>;
constexpr uint32_t ADC2_ETRGREG_REMAP_Pos = 20;
constexpr uint32_t ADC2_ETRGREG_REMAP_Msk = ADC2_ETRGREG_REMAP::mask;

/// Serial wire JTAG configuration
/// Position: 24, Width: 3
/// Access: write-only
using SWJ_CFG = BitField<24, 3>;
constexpr uint32_t SWJ_CFG_Pos = 24;
constexpr uint32_t SWJ_CFG_Msk = SWJ_CFG::mask;

}  // namespace mapr

/// EXTICR1 - External interrupt configuration register 1 (AFIO_EXTICR1)
namespace exticr1 {
/// EXTI0 configuration
/// Position: 0, Width: 4
using EXTI0 = BitField<0, 4>;
constexpr uint32_t EXTI0_Pos = 0;
constexpr uint32_t EXTI0_Msk = EXTI0::mask;

/// EXTI1 configuration
/// Position: 4, Width: 4
using EXTI1 = BitField<4, 4>;
constexpr uint32_t EXTI1_Pos = 4;
constexpr uint32_t EXTI1_Msk = EXTI1::mask;

/// EXTI2 configuration
/// Position: 8, Width: 4
using EXTI2 = BitField<8, 4>;
constexpr uint32_t EXTI2_Pos = 8;
constexpr uint32_t EXTI2_Msk = EXTI2::mask;

/// EXTI3 configuration
/// Position: 12, Width: 4
using EXTI3 = BitField<12, 4>;
constexpr uint32_t EXTI3_Pos = 12;
constexpr uint32_t EXTI3_Msk = EXTI3::mask;

}  // namespace exticr1

/// EXTICR2 - External interrupt configuration register 2 (AFIO_EXTICR2)
namespace exticr2 {
/// EXTI4 configuration
/// Position: 0, Width: 4
using EXTI4 = BitField<0, 4>;
constexpr uint32_t EXTI4_Pos = 0;
constexpr uint32_t EXTI4_Msk = EXTI4::mask;

/// EXTI5 configuration
/// Position: 4, Width: 4
using EXTI5 = BitField<4, 4>;
constexpr uint32_t EXTI5_Pos = 4;
constexpr uint32_t EXTI5_Msk = EXTI5::mask;

/// EXTI6 configuration
/// Position: 8, Width: 4
using EXTI6 = BitField<8, 4>;
constexpr uint32_t EXTI6_Pos = 8;
constexpr uint32_t EXTI6_Msk = EXTI6::mask;

/// EXTI7 configuration
/// Position: 12, Width: 4
using EXTI7 = BitField<12, 4>;
constexpr uint32_t EXTI7_Pos = 12;
constexpr uint32_t EXTI7_Msk = EXTI7::mask;

}  // namespace exticr2

/// EXTICR3 - External interrupt configuration register 3 (AFIO_EXTICR3)
namespace exticr3 {
/// EXTI8 configuration
/// Position: 0, Width: 4
using EXTI8 = BitField<0, 4>;
constexpr uint32_t EXTI8_Pos = 0;
constexpr uint32_t EXTI8_Msk = EXTI8::mask;

/// EXTI9 configuration
/// Position: 4, Width: 4
using EXTI9 = BitField<4, 4>;
constexpr uint32_t EXTI9_Pos = 4;
constexpr uint32_t EXTI9_Msk = EXTI9::mask;

/// EXTI10 configuration
/// Position: 8, Width: 4
using EXTI10 = BitField<8, 4>;
constexpr uint32_t EXTI10_Pos = 8;
constexpr uint32_t EXTI10_Msk = EXTI10::mask;

/// EXTI11 configuration
/// Position: 12, Width: 4
using EXTI11 = BitField<12, 4>;
constexpr uint32_t EXTI11_Pos = 12;
constexpr uint32_t EXTI11_Msk = EXTI11::mask;

}  // namespace exticr3

/// EXTICR4 - External interrupt configuration register 4 (AFIO_EXTICR4)
namespace exticr4 {
/// EXTI12 configuration
/// Position: 0, Width: 4
using EXTI12 = BitField<0, 4>;
constexpr uint32_t EXTI12_Pos = 0;
constexpr uint32_t EXTI12_Msk = EXTI12::mask;

/// EXTI13 configuration
/// Position: 4, Width: 4
using EXTI13 = BitField<4, 4>;
constexpr uint32_t EXTI13_Pos = 4;
constexpr uint32_t EXTI13_Msk = EXTI13::mask;

/// EXTI14 configuration
/// Position: 8, Width: 4
using EXTI14 = BitField<8, 4>;
constexpr uint32_t EXTI14_Pos = 8;
constexpr uint32_t EXTI14_Msk = EXTI14::mask;

/// EXTI15 configuration
/// Position: 12, Width: 4
using EXTI15 = BitField<12, 4>;
constexpr uint32_t EXTI15_Pos = 12;
constexpr uint32_t EXTI15_Msk = EXTI15::mask;

}  // namespace exticr4

/// MAPR2 - AF remap and debug I/O configuration register
namespace mapr2 {
/// TIM9 remapping
/// Position: 5, Width: 1
using TIM9_REMAP = BitField<5, 1>;
constexpr uint32_t TIM9_REMAP_Pos = 5;
constexpr uint32_t TIM9_REMAP_Msk = TIM9_REMAP::mask;

/// TIM10 remapping
/// Position: 6, Width: 1
using TIM10_REMAP = BitField<6, 1>;
constexpr uint32_t TIM10_REMAP_Pos = 6;
constexpr uint32_t TIM10_REMAP_Msk = TIM10_REMAP::mask;

/// TIM11 remapping
/// Position: 7, Width: 1
using TIM11_REMAP = BitField<7, 1>;
constexpr uint32_t TIM11_REMAP_Pos = 7;
constexpr uint32_t TIM11_REMAP_Msk = TIM11_REMAP::mask;

/// TIM13 remapping
/// Position: 8, Width: 1
using TIM13_REMAP = BitField<8, 1>;
constexpr uint32_t TIM13_REMAP_Pos = 8;
constexpr uint32_t TIM13_REMAP_Msk = TIM13_REMAP::mask;

/// TIM14 remapping
/// Position: 9, Width: 1
using TIM14_REMAP = BitField<9, 1>;
constexpr uint32_t TIM14_REMAP_Pos = 9;
constexpr uint32_t TIM14_REMAP_Msk = TIM14_REMAP::mask;

/// NADV connect/disconnect
/// Position: 10, Width: 1
using FSMC_NADV = BitField<10, 1>;
constexpr uint32_t FSMC_NADV_Pos = 10;
constexpr uint32_t FSMC_NADV_Msk = FSMC_NADV::mask;

}  // namespace mapr2

}  // namespace alloy::hal::st::stm32f1::afio
