/**
 * \file IfxDmu_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_NVM_DMU/V0.2.2.1.2
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dmu_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Dmu_Registers
 * 
 */
#ifndef IFXDMU_BF_H
#define IFXDMU_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dmu_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_HCI_STATUS_BUSYP0A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_HCI_STATUS_BUSYP0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_HCI_STATUS_BUSYP0A_OFF (0u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_HCI_STATUS_BUSYP0B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_HCI_STATUS_BUSYP0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_HCI_STATUS_BUSYP0B_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_HCI_STATUS_BUSYP1A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_HCI_STATUS_BUSYP1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_HCI_STATUS_BUSYP1A_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_HCI_STATUS_BUSYP1B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_HCI_STATUS_BUSYP1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_HCI_STATUS_BUSYP1B_OFF (3u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_HCI_STATUS_BUSYP2A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_HCI_STATUS_BUSYP2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_HCI_STATUS_BUSYP2A_OFF (4u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_HCI_STATUS_BUSYP2B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_HCI_STATUS_BUSYP2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_HCI_STATUS_BUSYP2B_OFF (5u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_HCI_STATUS_BUSYP3A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_HCI_STATUS_BUSYP3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_HCI_STATUS_BUSYP3A_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_HCI_STATUS_BUSYP3B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_HCI_STATUS_BUSYP3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_HCI_STATUS_BUSYP3B_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_HCI_STATUS_BUSYP4A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_HCI_STATUS_BUSYP4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_HCI_STATUS_BUSYP4A_OFF (8u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_HCI_STATUS_BUSYP4B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_HCI_STATUS_BUSYP4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_HCI_STATUS_BUSYP4B_OFF (9u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_HCI_STATUS_BUSYP5A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_HCI_STATUS_BUSYP5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_HCI_STATUS_BUSYP5A_OFF (10u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_HCI_STATUS_BUSYP5B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_HCI_STATUS_BUSYP5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_HCI_STATUS_BUSYP5B_OFF (11u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_HCI_STATUS_BUSYHOSTDF_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_HCI_STATUS_BUSYHOSTDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_HCI_STATUS_BUSYHOSTDF_OFF (16u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_HCI_STATUS_FSIACTIVE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_HCI_STATUS_FSIACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_HCI_STATUS_FSIACTIVE_OFF (19u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_HCI_STATUS_DFPAGE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_HCI_STATUS_DFPAGE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_HCI_STATUS_DFPAGE_OFF (24u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_HCI_STATUS_PFPAGE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_HCI_STATUS_PFPAGE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_HCI_STATUS_PFPAGE_OFF (25u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.PROG */
#define IFX_DMU_HCI_STATUS_PROG_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.PROG */
#define IFX_DMU_HCI_STATUS_PROG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.PROG */
#define IFX_DMU_HCI_STATUS_PROG_OFF (26u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.ERASE */
#define IFX_DMU_HCI_STATUS_ERASE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.ERASE */
#define IFX_DMU_HCI_STATUS_ERASE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.ERASE */
#define IFX_DMU_HCI_STATUS_ERASE_OFF (27u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.USER */
#define IFX_DMU_HCI_STATUS_USER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.USER */
#define IFX_DMU_HCI_STATUS_USER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.USER */
#define IFX_DMU_HCI_STATUS_USER_OFF (28u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.REQACK */
#define IFX_DMU_HCI_STATUS_REQACK_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.REQACK */
#define IFX_DMU_HCI_STATUS_REQACK_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.REQACK */
#define IFX_DMU_HCI_STATUS_REQACK_OFF (30u)

/** \brief Length for Ifx_DMU_HCI_STATUS_Bits.REQDONE */
#define IFX_DMU_HCI_STATUS_REQDONE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_STATUS_Bits.REQDONE */
#define IFX_DMU_HCI_STATUS_REQDONE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_STATUS_Bits.REQDONE */
#define IFX_DMU_HCI_STATUS_REQDONE_OFF (31u)

/** \brief Length for Ifx_DMU_HCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_HCI_BCONTROL_DDFD_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_HCI_BCONTROL_DDFD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_HCI_BCONTROL_DDFD_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_HCI_BCONTROL_DDFP_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_HCI_BCONTROL_DDFP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_HCI_BCONTROL_DDFP_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_HCI_OCONTROL_ABORT_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_HCI_OCONTROL_ABORT_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_HCI_OCONTROL_ABORT_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_HCI_OCONTROL_CLEAR_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_HCI_OCONTROL_CLEAR_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_HCI_OCONTROL_CLEAR_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.UCG */
#define IFX_DMU_HCI_OCONTROL_UCG_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.UCG */
#define IFX_DMU_HCI_OCONTROL_UCG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.UCG */
#define IFX_DMU_HCI_OCONTROL_UCG_OFF (8u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_HCI_OCONTROL_PRMODE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_HCI_OCONTROL_PRMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_HCI_OCONTROL_PRMODE_OFF (9u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_HCI_OCONTROL_PMPMODE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_HCI_OCONTROL_PMPMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_HCI_OCONTROL_PMPMODE_OFF (10u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_HCI_OCONTROL_CPROG_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_HCI_OCONTROL_CPROG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_HCI_OCONTROL_CPROG_OFF (26u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_HCI_OCONTROL_CERASE_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_HCI_OCONTROL_CERASE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_HCI_OCONTROL_CERASE_OFF (27u)

/** \brief Length for Ifx_DMU_HCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_HCI_OCONTROL_CUSER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_HCI_OCONTROL_CUSER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_HCI_OCONTROL_CUSER_OFF (28u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.ADER */
#define IFX_DMU_HCI_ERR_ADER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.ADER */
#define IFX_DMU_HCI_ERR_ADER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.ADER */
#define IFX_DMU_HCI_ERR_ADER_OFF (0u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.SQER */
#define IFX_DMU_HCI_ERR_SQER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.SQER */
#define IFX_DMU_HCI_ERR_SQER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.SQER */
#define IFX_DMU_HCI_ERR_SQER_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.PROER */
#define IFX_DMU_HCI_ERR_PROER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.PROER */
#define IFX_DMU_HCI_ERR_PROER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.PROER */
#define IFX_DMU_HCI_ERR_PROER_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.ABER */
#define IFX_DMU_HCI_ERR_ABER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.ABER */
#define IFX_DMU_HCI_ERR_ABER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.ABER */
#define IFX_DMU_HCI_ERR_ABER_OFF (4u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.CLER */
#define IFX_DMU_HCI_ERR_CLER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.CLER */
#define IFX_DMU_HCI_ERR_CLER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.CLER */
#define IFX_DMU_HCI_ERR_CLER_OFF (5u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.PVER */
#define IFX_DMU_HCI_ERR_PVER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.PVER */
#define IFX_DMU_HCI_ERR_PVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.PVER */
#define IFX_DMU_HCI_ERR_PVER_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.EVER */
#define IFX_DMU_HCI_ERR_EVER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.EVER */
#define IFX_DMU_HCI_ERR_EVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.EVER */
#define IFX_DMU_HCI_ERR_EVER_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.OPER */
#define IFX_DMU_HCI_ERR_OPER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.OPER */
#define IFX_DMU_HCI_ERR_OPER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.OPER */
#define IFX_DMU_HCI_ERR_OPER_OFF (16u)

/** \brief Length for Ifx_DMU_HCI_ERR_Bits.ORIER */
#define IFX_DMU_HCI_ERR_ORIER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_ERR_Bits.ORIER */
#define IFX_DMU_HCI_ERR_ORIER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_ERR_Bits.ORIER */
#define IFX_DMU_HCI_ERR_ORIER_OFF (17u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CADER */
#define IFX_DMU_HCI_CLRERR_CADER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CADER */
#define IFX_DMU_HCI_CLRERR_CADER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CADER */
#define IFX_DMU_HCI_CLRERR_CADER_OFF (0u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CSQER */
#define IFX_DMU_HCI_CLRERR_CSQER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CSQER */
#define IFX_DMU_HCI_CLRERR_CSQER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CSQER */
#define IFX_DMU_HCI_CLRERR_CSQER_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CPROER */
#define IFX_DMU_HCI_CLRERR_CPROER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CPROER */
#define IFX_DMU_HCI_CLRERR_CPROER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CPROER */
#define IFX_DMU_HCI_CLRERR_CPROER_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CABER */
#define IFX_DMU_HCI_CLRERR_CABER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CABER */
#define IFX_DMU_HCI_CLRERR_CABER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CABER */
#define IFX_DMU_HCI_CLRERR_CABER_OFF (4u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CCLER */
#define IFX_DMU_HCI_CLRERR_CCLER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CCLER */
#define IFX_DMU_HCI_CLRERR_CCLER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CCLER */
#define IFX_DMU_HCI_CLRERR_CCLER_OFF (5u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CPVER */
#define IFX_DMU_HCI_CLRERR_CPVER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CPVER */
#define IFX_DMU_HCI_CLRERR_CPVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CPVER */
#define IFX_DMU_HCI_CLRERR_CPVER_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_CLRERR_Bits.CEVER */
#define IFX_DMU_HCI_CLRERR_CEVER_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_CLRERR_Bits.CEVER */
#define IFX_DMU_HCI_CLRERR_CEVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_CLRERR_Bits.CEVER */
#define IFX_DMU_HCI_CLRERR_CEVER_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.SQERM */
#define IFX_DMU_HCI_INTEN_SQERM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.SQERM */
#define IFX_DMU_HCI_INTEN_SQERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.SQERM */
#define IFX_DMU_HCI_INTEN_SQERM_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.PROERM */
#define IFX_DMU_HCI_INTEN_PROERM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.PROERM */
#define IFX_DMU_HCI_INTEN_PROERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.PROERM */
#define IFX_DMU_HCI_INTEN_PROERM_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.PVERM */
#define IFX_DMU_HCI_INTEN_PVERM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.PVERM */
#define IFX_DMU_HCI_INTEN_PVERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.PVERM */
#define IFX_DMU_HCI_INTEN_PVERM_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.EVERM */
#define IFX_DMU_HCI_INTEN_EVERM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.EVERM */
#define IFX_DMU_HCI_INTEN_EVERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.EVERM */
#define IFX_DMU_HCI_INTEN_EVERM_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.OPERM */
#define IFX_DMU_HCI_INTEN_OPERM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.OPERM */
#define IFX_DMU_HCI_INTEN_OPERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.OPERM */
#define IFX_DMU_HCI_INTEN_OPERM_OFF (16u)

/** \brief Length for Ifx_DMU_HCI_INTEN_Bits.EOBM */
#define IFX_DMU_HCI_INTEN_EOBM_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_INTEN_Bits.EOBM */
#define IFX_DMU_HCI_INTEN_EOBM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_INTEN_Bits.EOBM */
#define IFX_DMU_HCI_INTEN_EOBM_OFF (31u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_HCI_SLEEP_SLEEPP0A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_HCI_SLEEP_SLEEPP0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_HCI_SLEEP_SLEEPP0A_OFF (0u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_HCI_SLEEP_SLEEPP0B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_HCI_SLEEP_SLEEPP0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_HCI_SLEEP_SLEEPP0B_OFF (1u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_HCI_SLEEP_SLEEPP1A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_HCI_SLEEP_SLEEPP1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_HCI_SLEEP_SLEEPP1A_OFF (2u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_HCI_SLEEP_SLEEPP1B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_HCI_SLEEP_SLEEPP1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_HCI_SLEEP_SLEEPP1B_OFF (3u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_HCI_SLEEP_SLEEPP2A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_HCI_SLEEP_SLEEPP2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_HCI_SLEEP_SLEEPP2A_OFF (4u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_HCI_SLEEP_SLEEPP2B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_HCI_SLEEP_SLEEPP2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_HCI_SLEEP_SLEEPP2B_OFF (5u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_HCI_SLEEP_SLEEPP3A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_HCI_SLEEP_SLEEPP3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_HCI_SLEEP_SLEEPP3A_OFF (6u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_HCI_SLEEP_SLEEPP3B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_HCI_SLEEP_SLEEPP3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_HCI_SLEEP_SLEEPP3B_OFF (7u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_HCI_SLEEP_SLEEPP4A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_HCI_SLEEP_SLEEPP4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_HCI_SLEEP_SLEEPP4A_OFF (8u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_HCI_SLEEP_SLEEPP4B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_HCI_SLEEP_SLEEPP4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_HCI_SLEEP_SLEEPP4B_OFF (9u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_HCI_SLEEP_SLEEPP5A_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_HCI_SLEEP_SLEEPP5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_HCI_SLEEP_SLEEPP5A_OFF (10u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_HCI_SLEEP_SLEEPP5B_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_HCI_SLEEP_SLEEPP5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_HCI_SLEEP_SLEEPP5B_OFF (11u)

/** \brief Length for Ifx_DMU_HCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_HCI_SLEEP_SLEEPHOSTDF_LEN (1u)

/** \brief Mask for Ifx_DMU_HCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_HCI_SLEEP_SLEEPHOSTDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_HCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_HCI_SLEEP_SLEEPHOSTDF_OFF (16u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_CSCI_STATUS_BUSYP0A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_CSCI_STATUS_BUSYP0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0A */
#define IFX_DMU_CSCI_STATUS_BUSYP0A_OFF (0u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_CSCI_STATUS_BUSYP0B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_CSCI_STATUS_BUSYP0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP0B */
#define IFX_DMU_CSCI_STATUS_BUSYP0B_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_CSCI_STATUS_BUSYP1A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_CSCI_STATUS_BUSYP1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1A */
#define IFX_DMU_CSCI_STATUS_BUSYP1A_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_CSCI_STATUS_BUSYP1B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_CSCI_STATUS_BUSYP1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP1B */
#define IFX_DMU_CSCI_STATUS_BUSYP1B_OFF (3u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_CSCI_STATUS_BUSYP2A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_CSCI_STATUS_BUSYP2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2A */
#define IFX_DMU_CSCI_STATUS_BUSYP2A_OFF (4u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_CSCI_STATUS_BUSYP2B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_CSCI_STATUS_BUSYP2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP2B */
#define IFX_DMU_CSCI_STATUS_BUSYP2B_OFF (5u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_CSCI_STATUS_BUSYP3A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_CSCI_STATUS_BUSYP3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3A */
#define IFX_DMU_CSCI_STATUS_BUSYP3A_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_CSCI_STATUS_BUSYP3B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_CSCI_STATUS_BUSYP3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP3B */
#define IFX_DMU_CSCI_STATUS_BUSYP3B_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_CSCI_STATUS_BUSYP4A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_CSCI_STATUS_BUSYP4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4A */
#define IFX_DMU_CSCI_STATUS_BUSYP4A_OFF (8u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_CSCI_STATUS_BUSYP4B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_CSCI_STATUS_BUSYP4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP4B */
#define IFX_DMU_CSCI_STATUS_BUSYP4B_OFF (9u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_CSCI_STATUS_BUSYP5A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_CSCI_STATUS_BUSYP5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5A */
#define IFX_DMU_CSCI_STATUS_BUSYP5A_OFF (10u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_CSCI_STATUS_BUSYP5B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_CSCI_STATUS_BUSYP5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYP5B */
#define IFX_DMU_CSCI_STATUS_BUSYP5B_OFF (11u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_CSCI_STATUS_BUSYHOSTDF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_CSCI_STATUS_BUSYHOSTDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYHOSTDF */
#define IFX_DMU_CSCI_STATUS_BUSYHOSTDF_OFF (16u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMDF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMDF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMDF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMDF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMDF_OFF (17u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMPF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMPF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMPF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMPF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.BUSYCSRMPF */
#define IFX_DMU_CSCI_STATUS_BUSYCSRMPF_OFF (18u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_CSCI_STATUS_FSIACTIVE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_CSCI_STATUS_FSIACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.FSIACTIVE */
#define IFX_DMU_CSCI_STATUS_FSIACTIVE_OFF (19u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_CSCI_STATUS_DFPAGE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_CSCI_STATUS_DFPAGE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.DFPAGE */
#define IFX_DMU_CSCI_STATUS_DFPAGE_OFF (24u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_CSCI_STATUS_PFPAGE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_CSCI_STATUS_PFPAGE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.PFPAGE */
#define IFX_DMU_CSCI_STATUS_PFPAGE_OFF (25u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.PROG */
#define IFX_DMU_CSCI_STATUS_PROG_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.PROG */
#define IFX_DMU_CSCI_STATUS_PROG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.PROG */
#define IFX_DMU_CSCI_STATUS_PROG_OFF (26u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.ERASE */
#define IFX_DMU_CSCI_STATUS_ERASE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.ERASE */
#define IFX_DMU_CSCI_STATUS_ERASE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.ERASE */
#define IFX_DMU_CSCI_STATUS_ERASE_OFF (27u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.USER */
#define IFX_DMU_CSCI_STATUS_USER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.USER */
#define IFX_DMU_CSCI_STATUS_USER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.USER */
#define IFX_DMU_CSCI_STATUS_USER_OFF (28u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.REQACK */
#define IFX_DMU_CSCI_STATUS_REQACK_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.REQACK */
#define IFX_DMU_CSCI_STATUS_REQACK_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.REQACK */
#define IFX_DMU_CSCI_STATUS_REQACK_OFF (30u)

/** \brief Length for Ifx_DMU_CSCI_STATUS_Bits.REQDONE */
#define IFX_DMU_CSCI_STATUS_REQDONE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_STATUS_Bits.REQDONE */
#define IFX_DMU_CSCI_STATUS_REQDONE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_STATUS_Bits.REQDONE */
#define IFX_DMU_CSCI_STATUS_REQDONE_OFF (31u)

/** \brief Length for Ifx_DMU_CSCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_CSCI_BCONTROL_DDFD_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_CSCI_BCONTROL_DDFD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_BCONTROL_Bits.DDFD */
#define IFX_DMU_CSCI_BCONTROL_DDFD_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_CSCI_BCONTROL_DDFP_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_CSCI_BCONTROL_DDFP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_BCONTROL_Bits.DDFP */
#define IFX_DMU_CSCI_BCONTROL_DDFP_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_CSCI_OCONTROL_ABORT_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_CSCI_OCONTROL_ABORT_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.ABORT */
#define IFX_DMU_CSCI_OCONTROL_ABORT_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_CSCI_OCONTROL_CLEAR_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_CSCI_OCONTROL_CLEAR_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.CLEAR */
#define IFX_DMU_CSCI_OCONTROL_CLEAR_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.UCG */
#define IFX_DMU_CSCI_OCONTROL_UCG_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.UCG */
#define IFX_DMU_CSCI_OCONTROL_UCG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.UCG */
#define IFX_DMU_CSCI_OCONTROL_UCG_OFF (8u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_CSCI_OCONTROL_PRMODE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_CSCI_OCONTROL_PRMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.PRMODE */
#define IFX_DMU_CSCI_OCONTROL_PRMODE_OFF (9u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_CSCI_OCONTROL_PMPMODE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_CSCI_OCONTROL_PMPMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.PMPMODE */
#define IFX_DMU_CSCI_OCONTROL_PMPMODE_OFF (10u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_CSCI_OCONTROL_CPROG_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_CSCI_OCONTROL_CPROG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.CPROG */
#define IFX_DMU_CSCI_OCONTROL_CPROG_OFF (26u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_CSCI_OCONTROL_CERASE_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_CSCI_OCONTROL_CERASE_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.CERASE */
#define IFX_DMU_CSCI_OCONTROL_CERASE_OFF (27u)

/** \brief Length for Ifx_DMU_CSCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_CSCI_OCONTROL_CUSER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_CSCI_OCONTROL_CUSER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_OCONTROL_Bits.CUSER */
#define IFX_DMU_CSCI_OCONTROL_CUSER_OFF (28u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.ADER */
#define IFX_DMU_CSCI_ERR_ADER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.ADER */
#define IFX_DMU_CSCI_ERR_ADER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.ADER */
#define IFX_DMU_CSCI_ERR_ADER_OFF (0u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.SQER */
#define IFX_DMU_CSCI_ERR_SQER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.SQER */
#define IFX_DMU_CSCI_ERR_SQER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.SQER */
#define IFX_DMU_CSCI_ERR_SQER_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.PROER */
#define IFX_DMU_CSCI_ERR_PROER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.PROER */
#define IFX_DMU_CSCI_ERR_PROER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.PROER */
#define IFX_DMU_CSCI_ERR_PROER_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.ABER */
#define IFX_DMU_CSCI_ERR_ABER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.ABER */
#define IFX_DMU_CSCI_ERR_ABER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.ABER */
#define IFX_DMU_CSCI_ERR_ABER_OFF (4u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.CLER */
#define IFX_DMU_CSCI_ERR_CLER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.CLER */
#define IFX_DMU_CSCI_ERR_CLER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.CLER */
#define IFX_DMU_CSCI_ERR_CLER_OFF (5u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.PVER */
#define IFX_DMU_CSCI_ERR_PVER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.PVER */
#define IFX_DMU_CSCI_ERR_PVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.PVER */
#define IFX_DMU_CSCI_ERR_PVER_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.EVER */
#define IFX_DMU_CSCI_ERR_EVER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.EVER */
#define IFX_DMU_CSCI_ERR_EVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.EVER */
#define IFX_DMU_CSCI_ERR_EVER_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.OPER */
#define IFX_DMU_CSCI_ERR_OPER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.OPER */
#define IFX_DMU_CSCI_ERR_OPER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.OPER */
#define IFX_DMU_CSCI_ERR_OPER_OFF (16u)

/** \brief Length for Ifx_DMU_CSCI_ERR_Bits.ORIER */
#define IFX_DMU_CSCI_ERR_ORIER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_ERR_Bits.ORIER */
#define IFX_DMU_CSCI_ERR_ORIER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_ERR_Bits.ORIER */
#define IFX_DMU_CSCI_ERR_ORIER_OFF (17u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CADER */
#define IFX_DMU_CSCI_CLRERR_CADER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CADER */
#define IFX_DMU_CSCI_CLRERR_CADER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CADER */
#define IFX_DMU_CSCI_CLRERR_CADER_OFF (0u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CSQER */
#define IFX_DMU_CSCI_CLRERR_CSQER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CSQER */
#define IFX_DMU_CSCI_CLRERR_CSQER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CSQER */
#define IFX_DMU_CSCI_CLRERR_CSQER_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CPROER */
#define IFX_DMU_CSCI_CLRERR_CPROER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CPROER */
#define IFX_DMU_CSCI_CLRERR_CPROER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CPROER */
#define IFX_DMU_CSCI_CLRERR_CPROER_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CABER */
#define IFX_DMU_CSCI_CLRERR_CABER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CABER */
#define IFX_DMU_CSCI_CLRERR_CABER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CABER */
#define IFX_DMU_CSCI_CLRERR_CABER_OFF (4u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CCLER */
#define IFX_DMU_CSCI_CLRERR_CCLER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CCLER */
#define IFX_DMU_CSCI_CLRERR_CCLER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CCLER */
#define IFX_DMU_CSCI_CLRERR_CCLER_OFF (5u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CPVER */
#define IFX_DMU_CSCI_CLRERR_CPVER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CPVER */
#define IFX_DMU_CSCI_CLRERR_CPVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CPVER */
#define IFX_DMU_CSCI_CLRERR_CPVER_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_CLRERR_Bits.CEVER */
#define IFX_DMU_CSCI_CLRERR_CEVER_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_CLRERR_Bits.CEVER */
#define IFX_DMU_CSCI_CLRERR_CEVER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_CLRERR_Bits.CEVER */
#define IFX_DMU_CSCI_CLRERR_CEVER_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.SQERM */
#define IFX_DMU_CSCI_INTEN_SQERM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.SQERM */
#define IFX_DMU_CSCI_INTEN_SQERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.SQERM */
#define IFX_DMU_CSCI_INTEN_SQERM_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.PROERM */
#define IFX_DMU_CSCI_INTEN_PROERM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.PROERM */
#define IFX_DMU_CSCI_INTEN_PROERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.PROERM */
#define IFX_DMU_CSCI_INTEN_PROERM_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.PVERM */
#define IFX_DMU_CSCI_INTEN_PVERM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.PVERM */
#define IFX_DMU_CSCI_INTEN_PVERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.PVERM */
#define IFX_DMU_CSCI_INTEN_PVERM_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.EVERM */
#define IFX_DMU_CSCI_INTEN_EVERM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.EVERM */
#define IFX_DMU_CSCI_INTEN_EVERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.EVERM */
#define IFX_DMU_CSCI_INTEN_EVERM_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.OPERM */
#define IFX_DMU_CSCI_INTEN_OPERM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.OPERM */
#define IFX_DMU_CSCI_INTEN_OPERM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.OPERM */
#define IFX_DMU_CSCI_INTEN_OPERM_OFF (16u)

/** \brief Length for Ifx_DMU_CSCI_INTEN_Bits.EOBM */
#define IFX_DMU_CSCI_INTEN_EOBM_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_INTEN_Bits.EOBM */
#define IFX_DMU_CSCI_INTEN_EOBM_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_INTEN_Bits.EOBM */
#define IFX_DMU_CSCI_INTEN_EOBM_OFF (31u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0A_OFF (0u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP0B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP0B_OFF (1u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1A_OFF (2u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP1B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP1B_OFF (3u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2A_OFF (4u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP2B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP2B_OFF (5u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3A_OFF (6u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP3B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP3B_OFF (7u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4A_OFF (8u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP4B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP4B_OFF (9u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5A_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5A */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5A_OFF (10u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5B_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPP5B */
#define IFX_DMU_CSCI_SLEEP_SLEEPP5B_OFF (11u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPHOSTDF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPHOSTDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPHOSTDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPHOSTDF_OFF (16u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMDF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMDF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMDF_OFF (17u)

/** \brief Length for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMPF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMPF_LEN (1u)

/** \brief Mask for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMPF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMPF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_CSCI_SLEEP_Bits.SLEEPCSRMPF */
#define IFX_DMU_CSCI_SLEEP_SLEEPCSRMPF_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_DFWAIT_RFLASH_LEN (5u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_DFWAIT_RFLASH_MSK (0x1fu)

/** \brief Offset for Ifx_DMU_GP_HOST_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_DFWAIT_RFLASH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_HOST_DFMARGIN_MARSEL_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_HOST_DFMARGIN_MARSEL_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_HOST_DFMARGIN_MARSEL_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_HOST_DFMARGIN_HMAR_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_HOST_DFMARGIN_HMAR_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_HOST_DFMARGIN_HMAR_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_HOST_DFECCR_RCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_HOST_DFECCR_RCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_HOST_DFECCR_RCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCR_Bits.RES */
#define IFX_DMU_GP_HOST_DFECCR_RES_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCR_Bits.RES */
#define IFX_DMU_GP_HOST_DFECCR_RES_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCR_Bits.RES */
#define IFX_DMU_GP_HOST_DFECCR_RES_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.SBER */
#define IFX_DMU_GP_HOST_DFECCS_SBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.SBER */
#define IFX_DMU_GP_HOST_DFECCS_SBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.SBER */
#define IFX_DMU_GP_HOST_DFECCS_SBER_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.DBER */
#define IFX_DMU_GP_HOST_DFECCS_DBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.DBER */
#define IFX_DMU_GP_HOST_DFECCS_DBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.DBER */
#define IFX_DMU_GP_HOST_DFECCS_DBER_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.TBER */
#define IFX_DMU_GP_HOST_DFECCS_TBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.TBER */
#define IFX_DMU_GP_HOST_DFECCS_TBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.TBER */
#define IFX_DMU_GP_HOST_DFECCS_TBER_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.UCER */
#define IFX_DMU_GP_HOST_DFECCS_UCER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.UCER */
#define IFX_DMU_GP_HOST_DFECCS_UCER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.UCER */
#define IFX_DMU_GP_HOST_DFECCS_UCER_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.ANER */
#define IFX_DMU_GP_HOST_DFECCS_ANER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.ANER */
#define IFX_DMU_GP_HOST_DFECCS_ANER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.ANER */
#define IFX_DMU_GP_HOST_DFECCS_ANER_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_HOST_DFECCS_ASBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_HOST_DFECCS_ASBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_HOST_DFECCS_ASBER_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_HOST_DFECCS_ADBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_HOST_DFECCS_ADBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_HOST_DFECCS_ADBER_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_HOST_DFECCS_ATBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_HOST_DFECCS_ATBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_HOST_DFECCS_ATBER_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_HOST_DFECCS_AUCER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_HOST_DFECCS_AUCER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_HOST_DFECCS_AUCER_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCS_Bits.AANER */
#define IFX_DMU_GP_HOST_DFECCS_AANER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCS_Bits.AANER */
#define IFX_DMU_GP_HOST_DFECCS_AANER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCS_Bits.AANER */
#define IFX_DMU_GP_HOST_DFECCS_AANER_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCC_Bits.CLR */
#define IFX_DMU_GP_HOST_DFECCC_CLR_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCC_Bits.CLR */
#define IFX_DMU_GP_HOST_DFECCC_CLR_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCC_Bits.CLR */
#define IFX_DMU_GP_HOST_DFECCC_CLR_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_HOST_DFECCC_ECCCORDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_HOST_DFECCC_ECCCORDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_HOST_DFECCC_ECCCORDIS_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_HOST_DFECCC_TRAPDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_HOST_DFECCC_TRAPDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_HOST_DFECCC_TRAPDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_DFECCW_WCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_DFECCW_WCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_DFECCW_WCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_DFECCW_ENCDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_DFECCW_ENCDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_DFECCW_ENCDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_DFPROCON_Bits.WP */
#define IFX_DMU_GP_HOST_DFPROCON_WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFPROCON_Bits.WP */
#define IFX_DMU_GP_HOST_DFPROCON_WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFPROCON_Bits.WP */
#define IFX_DMU_GP_HOST_DFPROCON_WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_DFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_DFPROCON_RWPRO_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_DFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_DFPROCON_RWPRO_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_DFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_DFPROCON_RWPRO_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_PFWAIT_RFLASH_LEN (5u)

/** \brief Mask for Ifx_DMU_GP_HOST_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_PFWAIT_RFLASH_MSK (0x1fu)

/** \brief Offset for Ifx_DMU_GP_HOST_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_HOST_PFWAIT_RFLASH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_HOST_PFERRINJ_WSERRINJ_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_HOST_PFERRINJ_WSERRINJ_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_HOST_PFERRINJ_WSERRINJ_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_PFECCW_WCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_HOST_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_PFECCW_WCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_HOST_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_HOST_PFECCW_WCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_PFECCW_ENCDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_PFECCW_ENCDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_HOST_PFECCW_ENCDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_PFPROCON_RWPRO_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_PFPROCON_RWPRO_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PFPROCON_Bits.RWPRO */
#define IFX_DMU_GP_HOST_PFPROCON_RWPRO_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S0WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S0WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S0WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S1WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S1WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S1WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S2WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S2WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S2WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S3WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S3WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S3WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S4WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S4WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S4WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S5WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S5WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S5WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S6WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S6WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S6WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S7WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S7WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S7WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S8WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S8WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S8WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S9WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S9WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S9WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S10WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S10WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S10WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S11WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S11WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S11WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S12WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S12WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S12WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S13WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S13WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S13WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S14WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S14WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S14WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S15WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S15WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S15WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S16WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S16WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S16WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S17WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S17WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S17WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S18WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S18WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S18WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S19WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S19WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S19WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S20WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S20WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S20WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S21WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S21WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S21WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S22WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S22WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S22WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S23WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S23WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S23WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S24WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S24WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S24WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S25WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S25WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S25WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S26WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S26WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S26WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S27WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S27WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S27WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S28WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S28WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S28WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S29WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S29WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S29WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S30WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S30WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S30WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S31WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S31WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA0_S31WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S32WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S32WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S32WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S33WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S33WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S33WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S34WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S34WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S34WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S35WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S35WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S35WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S36WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S36WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S36WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S37WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S37WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S37WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S38WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S38WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S38WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S39WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S39WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S39WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S40WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S40WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S40WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S41WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S41WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S41WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S42WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S42WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S42WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S43WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S43WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S43WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S44WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S44WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S44WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S45WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S45WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S45WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S46WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S46WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S46WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S47WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S47WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S47WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S48WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S48WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S48WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S49WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S49WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S49WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S50WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S50WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S50WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S51WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S51WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S51WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S52WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S52WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S52WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S53WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S53WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S53WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S54WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S54WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S54WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S55WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S55WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S55WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S56WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S56WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S56WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S57WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S57WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S57WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S58WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S58WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S58WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S59WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S59WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S59WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S60WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S60WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S60WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S61WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S61WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S61WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S62WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S62WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S62WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S63WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S63WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA1_S63WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S64WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S64WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S64WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S65WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S65WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S65WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S66WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S66WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S66WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S67WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S67WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S67WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S68WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S68WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S68WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S69WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S69WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S69WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S70WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S70WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S70WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S71WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S71WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S71WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S72WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S72WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S72WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S73WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S73WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S73WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S74WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S74WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S74WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S75WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S75WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S75WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S76WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S76WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S76WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S77WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S77WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S77WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S78WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S78WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S78WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S79WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S79WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S79WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S80WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S80WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S80WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S81WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S81WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S81WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S82WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S82WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S82WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S83WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S83WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S83WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S84WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S84WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S84WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S85WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S85WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S85WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S86WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S86WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S86WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S87WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S87WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S87WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S88WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S88WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S88WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S89WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S89WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S89WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S90WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S90WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S90WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S91WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S91WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S91WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S92WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S92WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S92WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S93WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S93WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S93WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S94WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S94WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S94WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S95WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S95WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA2_S95WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S96WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S96WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S96WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S97WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S97WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S97WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S98WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S98WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S98WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S99WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S99WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S99WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S100WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S100WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S100WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S101WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S101WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S101WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S102WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S102WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S102WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S103WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S103WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S103WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S104WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S104WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S104WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S105WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S105WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S105WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S106WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S106WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S106WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S107WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S107WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S107WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S108WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S108WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S108WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S109WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S109WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S109WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S110WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S110WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S110WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S111WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S111WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S111WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S112WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S112WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S112WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S113WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S113WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S113WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S114WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S114WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S114WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S115WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S115WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S115WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S116WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S116WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S116WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S117WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S117WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S117WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S118WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S118WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S118WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S119WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S119WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S119WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S120WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S120WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S120WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S121WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S121WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S121WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S122WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S122WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S122WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S123WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S123WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S123WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S124WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S124WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S124WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S125WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S125WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S125WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S126WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S126WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S126WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S127WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S127WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPA3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPA3_S127WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S0PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S0PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S0PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S1PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S1PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S1PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S2PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S2PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S2PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S3PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S3PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S3PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S4PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S4PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S4PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S5PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S5PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S5PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S6PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S6PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S6PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S7PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S7PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S7PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S8PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S8PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S8PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S9PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S9PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S9PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S10PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S10PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S10PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S11PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S11PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S11PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S12PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S12PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S12PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S13PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S13PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S13PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S14PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S14PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S14PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S15PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S15PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S15PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S16PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S16PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S16PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S17PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S17PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S17PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S18PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S18PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S18PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S19PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S19PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S19PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S20PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S20PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S20PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S21PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S21PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S21PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S22PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S22PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S22PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S23PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S23PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S23PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S24PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S24PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S24PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S25PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S25PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S25PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S26PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S26PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S26PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S27PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S27PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S27PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S28PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S28PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S28PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S29PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S29PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S29PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S30PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S30PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S30PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S31PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S31PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA0_S31PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S32PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S32PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S32PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S33PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S33PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S33PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S34PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S34PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S34PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S35PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S35PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S35PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S36PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S36PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S36PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S37PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S37PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S37PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S38PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S38PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S38PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S39PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S39PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S39PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S40PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S40PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S40PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S41PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S41PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S41PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S42PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S42PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S42PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S43PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S43PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S43PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S44PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S44PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S44PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S45PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S45PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S45PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S46PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S46PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S46PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S47PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S47PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S47PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S48PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S48PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S48PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S49PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S49PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S49PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S50PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S50PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S50PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S51PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S51PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S51PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S52PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S52PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S52PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S53PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S53PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S53PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S54PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S54PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S54PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S55PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S55PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S55PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S56PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S56PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S56PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S57PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S57PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S57PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S58PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S58PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S58PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S59PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S59PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S59PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S60PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S60PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S60PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S61PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S61PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S61PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S62PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S62PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S62PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S63PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S63PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA1_S63PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S64PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S64PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S64PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S65PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S65PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S65PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S66PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S66PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S66PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S67PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S67PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S67PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S68PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S68PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S68PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S69PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S69PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S69PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S70PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S70PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S70PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S71PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S71PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S71PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S72PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S72PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S72PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S73PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S73PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S73PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S74PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S74PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S74PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S75PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S75PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S75PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S76PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S76PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S76PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S77PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S77PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S77PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S78PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S78PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S78PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S79PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S79PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S79PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S80PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S80PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S80PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S81PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S81PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S81PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S82PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S82PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S82PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S83PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S83PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S83PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S84PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S84PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S84PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S85PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S85PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S85PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S86PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S86PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S86PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S87PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S87PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S87PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S88PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S88PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S88PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S89PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S89PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S89PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S90PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S90PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S90PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S91PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S91PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S91PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S92PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S92PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S92PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S93PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S93PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S93PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S94PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S94PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S94PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S95PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S95PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA2_S95PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S96PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S96PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S96PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S97PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S97PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S97PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S98PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S98PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S98PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S99PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S99PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S99PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S100PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S100PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S100PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S101PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S101PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S101PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S102PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S102PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S102PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S103PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S103PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S103PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S104PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S104PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S104PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S105PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S105PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S105PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S106PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S106PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S106PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S107PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S107PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S107PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S108PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S108PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S108PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S109PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S109PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S109PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S110PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S110PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S110PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S111PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S111PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S111PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S112PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S112PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S112PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S113PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S113PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S113PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S114PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S114PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S114PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S115PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S115PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S115PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S116PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S116PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S116PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S117PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S117PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S117PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S118PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S118PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S118PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S119PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S119PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S119PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S120PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S120PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S120PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S121PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S121PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S121PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S122PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S122PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S122PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S123PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S123PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S123PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S124PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S124PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S124PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S125PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S125PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S125PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S126PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S126PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S126PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S127PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S127PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPA3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPA3_S127PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S0WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S0WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S0WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S0WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S0WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S0WOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S1WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S1WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S1WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S1WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S1WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S1WOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S2WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S2WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S2WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S2WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S2WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S2WOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S3WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S3WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S3WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S3WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S3WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S3WOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S4WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S4WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S4WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S4WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S4WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S4WOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S5WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S5WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S5WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S5WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S5WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S5WOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S6WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S6WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S6WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S6WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S6WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S6WOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S7WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S7WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S7WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S7WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S7WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S7WOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S8WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S8WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S8WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S8WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S8WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S8WOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S9WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S9WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S9WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S9WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S9WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S9WOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S10WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S10WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S10WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S10WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S10WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S10WOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S11WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S11WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S11WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S11WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S11WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S11WOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S12WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S12WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S12WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S12WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S12WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S12WOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S13WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S13WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S13WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S13WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S13WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S13WOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S14WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S14WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S14WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S14WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S14WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S14WOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S15WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S15WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S15WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S15WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S15WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S15WOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S16WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S16WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S16WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S16WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S16WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S16WOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S17WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S17WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S17WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S17WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S17WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S17WOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S18WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S18WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S18WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S18WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S18WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S18WOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S19WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S19WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S19WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S19WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S19WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S19WOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S20WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S20WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S20WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S20WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S20WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S20WOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S21WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S21WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S21WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S21WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S21WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S21WOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S22WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S22WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S22WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S22WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S22WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S22WOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S23WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S23WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S23WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S23WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S23WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S23WOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S24WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S24WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S24WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S24WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S24WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S24WOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S25WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S25WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S25WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S25WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S25WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S25WOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S26WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S26WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S26WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S26WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S26WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S26WOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S27WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S27WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S27WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S27WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S27WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S27WOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S28WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S28WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S28WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S28WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S28WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S28WOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S29WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S29WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S29WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S29WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S29WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S29WOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S30WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S30WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S30WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S30WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S30WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S30WOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S31WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S31WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S31WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S31WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA0_Bits.S31WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA0_S31WOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S32WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S32WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S32WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S32WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S32WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S32WOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S33WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S33WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S33WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S33WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S33WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S33WOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S34WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S34WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S34WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S34WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S34WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S34WOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S35WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S35WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S35WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S35WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S35WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S35WOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S36WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S36WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S36WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S36WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S36WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S36WOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S37WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S37WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S37WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S37WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S37WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S37WOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S38WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S38WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S38WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S38WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S38WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S38WOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S39WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S39WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S39WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S39WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S39WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S39WOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S40WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S40WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S40WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S40WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S40WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S40WOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S41WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S41WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S41WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S41WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S41WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S41WOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S42WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S42WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S42WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S42WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S42WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S42WOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S43WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S43WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S43WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S43WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S43WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S43WOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S44WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S44WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S44WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S44WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S44WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S44WOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S45WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S45WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S45WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S45WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S45WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S45WOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S46WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S46WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S46WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S46WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S46WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S46WOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S47WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S47WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S47WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S47WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S47WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S47WOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S48WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S48WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S48WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S48WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S48WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S48WOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S49WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S49WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S49WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S49WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S49WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S49WOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S50WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S50WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S50WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S50WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S50WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S50WOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S51WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S51WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S51WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S51WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S51WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S51WOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S52WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S52WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S52WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S52WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S52WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S52WOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S53WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S53WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S53WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S53WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S53WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S53WOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S54WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S54WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S54WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S54WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S54WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S54WOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S55WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S55WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S55WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S55WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S55WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S55WOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S56WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S56WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S56WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S56WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S56WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S56WOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S57WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S57WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S57WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S57WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S57WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S57WOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S58WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S58WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S58WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S58WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S58WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S58WOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S59WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S59WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S59WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S59WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S59WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S59WOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S60WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S60WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S60WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S60WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S60WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S60WOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S61WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S61WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S61WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S61WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S61WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S61WOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S62WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S62WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S62WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S62WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S62WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S62WOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S63WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S63WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S63WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S63WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA1_Bits.S63WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA1_S63WOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S64WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S64WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S64WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S64WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S64WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S64WOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S65WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S65WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S65WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S65WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S65WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S65WOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S66WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S66WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S66WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S66WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S66WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S66WOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S67WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S67WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S67WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S67WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S67WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S67WOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S68WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S68WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S68WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S68WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S68WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S68WOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S69WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S69WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S69WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S69WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S69WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S69WOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S70WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S70WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S70WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S70WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S70WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S70WOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S71WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S71WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S71WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S71WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S71WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S71WOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S72WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S72WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S72WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S72WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S72WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S72WOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S73WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S73WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S73WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S73WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S73WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S73WOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S74WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S74WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S74WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S74WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S74WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S74WOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S75WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S75WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S75WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S75WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S75WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S75WOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S76WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S76WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S76WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S76WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S76WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S76WOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S77WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S77WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S77WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S77WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S77WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S77WOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S78WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S78WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S78WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S78WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S78WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S78WOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S79WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S79WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S79WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S79WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S79WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S79WOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S80WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S80WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S80WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S80WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S80WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S80WOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S81WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S81WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S81WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S81WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S81WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S81WOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S82WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S82WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S82WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S82WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S82WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S82WOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S83WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S83WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S83WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S83WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S83WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S83WOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S84WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S84WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S84WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S84WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S84WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S84WOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S85WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S85WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S85WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S85WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S85WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S85WOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S86WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S86WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S86WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S86WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S86WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S86WOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S87WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S87WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S87WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S87WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S87WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S87WOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S88WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S88WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S88WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S88WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S88WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S88WOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S89WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S89WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S89WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S89WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S89WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S89WOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S90WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S90WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S90WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S90WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S90WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S90WOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S91WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S91WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S91WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S91WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S91WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S91WOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S92WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S92WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S92WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S92WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S92WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S92WOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S93WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S93WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S93WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S93WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S93WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S93WOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S94WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S94WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S94WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S94WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S94WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S94WOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S95WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S95WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S95WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S95WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA2_Bits.S95WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA2_S95WOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S96WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S96WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S96WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S96WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S96WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S96WOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S97WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S97WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S97WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S97WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S97WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S97WOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S98WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S98WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S98WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S98WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S98WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S98WOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S99WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S99WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S99WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S99WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S99WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S99WOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S100WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S100WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S100WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S100WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S100WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S100WOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S101WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S101WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S101WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S101WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S101WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S101WOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S102WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S102WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S102WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S102WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S102WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S102WOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S103WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S103WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S103WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S103WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S103WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S103WOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S104WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S104WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S104WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S104WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S104WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S104WOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S105WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S105WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S105WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S105WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S105WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S105WOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S106WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S106WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S106WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S106WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S106WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S106WOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S107WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S107WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S107WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S107WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S107WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S107WOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S108WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S108WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S108WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S108WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S108WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S108WOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S109WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S109WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S109WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S109WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S109WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S109WOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S110WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S110WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S110WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S110WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S110WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S110WOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S111WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S111WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S111WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S111WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S111WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S111WOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S112WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S112WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S112WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S112WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S112WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S112WOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S113WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S113WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S113WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S113WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S113WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S113WOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S114WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S114WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S114WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S114WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S114WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S114WOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S115WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S115WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S115WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S115WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S115WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S115WOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S116WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S116WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S116WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S116WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S116WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S116WOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S117WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S117WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S117WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S117WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S117WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S117WOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S118WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S118WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S118WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S118WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S118WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S118WOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S119WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S119WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S119WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S119WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S119WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S119WOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S120WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S120WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S120WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S120WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S120WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S120WOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S121WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S121WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S121WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S121WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S121WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S121WOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S122WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S122WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S122WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S122WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S122WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S122WOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S123WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S123WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S123WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S123WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S123WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S123WOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S124WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S124WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S124WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S124WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S124WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S124WOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S125WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S125WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S125WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S125WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S125WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S125WOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S126WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S126WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S126WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S126WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S126WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S126WOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S127WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S127WOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S127WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S127WOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPA3_Bits.S127WOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPA3_S127WOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S0LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S0LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S0LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S1LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S1LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S1LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S2LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S2LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S2LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S3LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S3LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S3LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S4LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S4LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S4LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S5LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S5LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S5LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S6LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S6LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S6LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S7LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S7LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S7LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S8LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S8LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S8LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S9LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S9LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S9LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S10LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S10LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S10LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S11LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S11LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S11LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S12LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S12LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S12LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S13LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S13LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S13LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S14LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S14LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S14LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S15LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S15LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S15LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S16LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S16LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S16LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S17LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S17LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S17LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S18LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S18LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S18LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S19LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S19LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S19LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S20LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S20LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S20LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S21LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S21LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S21LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S22LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S22LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S22LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S23LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S23LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S23LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S24LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S24LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S24LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S25LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S25LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S25LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S26LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S26LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S26LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S27LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S27LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S27LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S28LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S28LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S28LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S29LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S29LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S29LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S30LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S30LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S30LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S31LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S31LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA0_S31LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S32LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S32LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S32LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S33LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S33LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S33LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S34LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S34LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S34LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S35LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S35LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S35LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S36LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S36LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S36LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S37LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S37LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S37LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S38LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S38LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S38LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S39LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S39LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S39LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S40LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S40LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S40LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S41LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S41LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S41LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S42LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S42LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S42LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S43LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S43LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S43LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S44LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S44LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S44LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S45LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S45LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S45LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S46LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S46LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S46LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S47LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S47LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S47LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S48LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S48LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S48LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S49LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S49LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S49LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S50LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S50LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S50LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S51LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S51LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S51LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S52LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S52LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S52LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S53LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S53LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S53LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S54LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S54LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S54LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S55LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S55LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S55LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S56LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S56LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S56LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S57LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S57LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S57LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S58LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S58LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S58LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S59LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S59LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S59LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S60LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S60LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S60LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S61LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S61LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S61LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S62LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S62LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S62LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S63LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S63LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA1_S63LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S64LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S64LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S64LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S65LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S65LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S65LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S66LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S66LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S66LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S67LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S67LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S67LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S68LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S68LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S68LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S69LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S69LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S69LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S70LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S70LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S70LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S71LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S71LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S71LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S72LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S72LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S72LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S73LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S73LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S73LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S74LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S74LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S74LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S75LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S75LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S75LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S76LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S76LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S76LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S77LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S77LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S77LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S78LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S78LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S78LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S79LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S79LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S79LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S80LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S80LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S80LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S81LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S81LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S81LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S82LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S82LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S82LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S83LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S83LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S83LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S84LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S84LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S84LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S85LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S85LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S85LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S86LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S86LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S86LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S87LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S87LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S87LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S88LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S88LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S88LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S89LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S89LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S89LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S90LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S90LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S90LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S91LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S91LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S91LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S92LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S92LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S92LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S93LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S93LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S93LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S94LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S94LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S94LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S95LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S95LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA2_S95LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S96LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S96LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S96LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S97LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S97LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S97LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S98LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S98LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S98LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S99LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S99LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S99LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S100LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S100LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S100LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S101LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S101LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S101LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S102LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S102LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S102LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S103LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S103LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S103LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S104LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S104LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S104LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S105LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S105LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S105LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S106LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S106LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S106LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S107LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S107LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S107LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S108LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S108LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S108LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S109LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S109LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S109LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S110LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S110LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S110LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S111LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S111LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S111LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S112LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S112LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S112LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S113LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S113LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S113LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S114LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S114LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S114LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S115LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S115LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S115LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S116LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S116LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S116LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S117LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S117LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S117LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S118LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S118LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S118LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S119LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S119LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S119LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S120LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S120LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S120LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S121LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S121LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S121LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S122LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S122LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S122LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S123LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S123LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S123LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S124LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S124LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S124LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S125LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S125LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S125LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S126LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S126LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S126LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S127LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S127LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPA3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPA3_S127LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S0WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S0WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S0WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S0WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S1WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S1WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S1WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S1WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S2WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S2WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S2WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S2WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S3WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S3WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S3WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S3WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S4WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S4WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S4WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S4WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S5WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S5WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S5WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S5WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S6WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S6WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S6WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S6WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S7WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S7WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S7WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S7WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S8WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S8WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S8WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S8WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S9WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S9WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S9WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S9WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S10WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S10WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S10WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S10WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S11WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S11WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S11WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S11WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S12WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S12WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S12WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S12WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S13WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S13WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S13WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S13WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S14WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S14WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S14WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S14WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S15WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S15WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S15WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S15WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S16WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S16WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S16WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S16WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S17WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S17WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S17WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S17WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S18WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S18WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S18WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S18WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S19WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S19WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S19WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S19WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S20WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S20WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S20WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S20WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S21WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S21WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S21WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S21WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S22WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S22WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S22WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S22WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S23WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S23WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S23WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S23WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S24WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S24WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S24WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S24WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S25WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S25WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S25WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S25WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S26WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S26WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S26WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S26WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S27WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S27WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S27WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S27WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S28WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S28WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S28WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S28WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S29WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S29WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S29WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S29WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S30WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S30WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S30WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S30WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S31WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S31WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB0_Bits.S31WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB0_S31WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S32WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S32WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S32WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S32WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S33WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S33WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S33WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S33WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S34WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S34WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S34WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S34WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S35WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S35WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S35WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S35WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S36WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S36WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S36WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S36WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S37WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S37WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S37WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S37WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S38WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S38WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S38WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S38WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S39WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S39WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S39WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S39WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S40WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S40WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S40WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S40WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S41WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S41WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S41WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S41WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S42WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S42WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S42WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S42WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S43WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S43WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S43WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S43WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S44WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S44WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S44WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S44WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S45WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S45WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S45WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S45WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S46WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S46WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S46WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S46WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S47WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S47WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S47WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S47WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S48WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S48WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S48WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S48WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S49WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S49WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S49WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S49WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S50WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S50WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S50WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S50WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S51WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S51WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S51WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S51WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S52WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S52WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S52WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S52WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S53WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S53WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S53WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S53WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S54WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S54WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S54WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S54WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S55WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S55WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S55WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S55WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S56WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S56WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S56WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S56WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S57WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S57WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S57WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S57WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S58WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S58WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S58WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S58WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S59WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S59WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S59WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S59WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S60WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S60WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S60WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S60WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S61WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S61WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S61WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S61WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S62WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S62WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S62WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S62WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S63WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S63WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB1_Bits.S63WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB1_S63WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S64WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S64WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S64WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S64WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S65WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S65WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S65WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S65WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S66WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S66WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S66WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S66WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S67WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S67WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S67WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S67WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S68WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S68WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S68WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S68WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S69WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S69WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S69WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S69WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S70WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S70WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S70WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S70WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S71WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S71WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S71WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S71WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S72WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S72WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S72WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S72WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S73WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S73WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S73WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S73WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S74WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S74WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S74WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S74WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S75WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S75WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S75WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S75WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S76WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S76WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S76WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S76WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S77WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S77WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S77WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S77WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S78WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S78WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S78WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S78WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S79WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S79WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S79WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S79WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S80WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S80WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S80WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S80WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S81WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S81WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S81WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S81WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S82WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S82WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S82WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S82WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S83WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S83WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S83WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S83WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S84WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S84WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S84WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S84WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S85WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S85WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S85WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S85WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S86WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S86WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S86WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S86WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S87WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S87WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S87WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S87WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S88WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S88WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S88WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S88WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S89WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S89WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S89WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S89WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S90WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S90WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S90WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S90WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S91WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S91WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S91WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S91WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S92WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S92WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S92WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S92WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S93WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S93WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S93WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S93WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S94WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S94WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S94WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S94WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S95WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S95WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB2_Bits.S95WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB2_S95WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S96WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S96WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S96WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S96WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S97WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S97WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S97WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S97WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S98WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S98WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S98WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S98WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S99WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S99WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S99WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S99WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S100WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S100WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S100WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S100WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S101WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S101WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S101WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S101WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S102WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S102WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S102WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S102WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S103WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S103WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S103WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S103WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S104WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S104WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S104WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S104WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S105WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S105WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S105WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S105WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S106WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S106WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S106WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S106WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S107WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S107WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S107WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S107WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S108WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S108WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S108WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S108WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S109WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S109WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S109WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S109WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S110WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S110WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S110WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S110WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S111WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S111WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S111WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S111WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S112WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S112WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S112WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S112WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S113WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S113WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S113WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S113WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S114WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S114WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S114WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S114WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S115WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S115WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S115WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S115WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S116WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S116WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S116WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S116WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S117WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S117WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S117WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S117WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S118WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S118WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S118WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S118WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S119WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S119WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S119WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S119WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S120WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S120WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S120WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S120WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S121WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S121WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S121WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S121WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S122WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S122WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S122WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S122WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S123WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S123WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S123WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S123WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S124WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S124WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S124WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S124WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S125WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S125WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S125WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S125WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S126WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S126WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S126WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S126WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S127WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S127WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONWPPB3_Bits.S127WP */
#define IFX_DMU_GP_HOST_PF_PFPROCONWPPB3_S127WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S0PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S0PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S0PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S0PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S1PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S1PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S1PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S1PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S2PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S2PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S2PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S2PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S3PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S3PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S3PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S3PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S4PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S4PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S4PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S4PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S5PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S5PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S5PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S5PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S6PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S6PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S6PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S6PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S7PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S7PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S7PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S7PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S8PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S8PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S8PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S8PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S9PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S9PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S9PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S9PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S10PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S10PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S10PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S10PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S11PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S11PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S11PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S11PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S12PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S12PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S12PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S12PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S13PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S13PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S13PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S13PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S14PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S14PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S14PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S14PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S15PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S15PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S15PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S15PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S16PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S16PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S16PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S16PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S17PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S17PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S17PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S17PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S18PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S18PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S18PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S18PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S19PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S19PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S19PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S19PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S20PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S20PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S20PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S20PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S21PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S21PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S21PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S21PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S22PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S22PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S22PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S22PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S23PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S23PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S23PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S23PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S24PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S24PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S24PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S24PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S25PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S25PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S25PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S25PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S26PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S26PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S26PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S26PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S27PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S27PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S27PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S27PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S28PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S28PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S28PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S28PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S29PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S29PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S29PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S29PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S30PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S30PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S30PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S30PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S31PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S31PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB0_Bits.S31PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB0_S31PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S32PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S32PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S32PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S32PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S33PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S33PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S33PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S33PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S34PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S34PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S34PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S34PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S35PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S35PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S35PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S35PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S36PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S36PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S36PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S36PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S37PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S37PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S37PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S37PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S38PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S38PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S38PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S38PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S39PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S39PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S39PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S39PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S40PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S40PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S40PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S40PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S41PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S41PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S41PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S41PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S42PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S42PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S42PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S42PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S43PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S43PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S43PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S43PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S44PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S44PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S44PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S44PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S45PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S45PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S45PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S45PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S46PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S46PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S46PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S46PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S47PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S47PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S47PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S47PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S48PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S48PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S48PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S48PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S49PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S49PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S49PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S49PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S50PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S50PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S50PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S50PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S51PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S51PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S51PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S51PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S52PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S52PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S52PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S52PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S53PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S53PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S53PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S53PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S54PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S54PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S54PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S54PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S55PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S55PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S55PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S55PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S56PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S56PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S56PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S56PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S57PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S57PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S57PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S57PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S58PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S58PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S58PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S58PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S59PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S59PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S59PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S59PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S60PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S60PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S60PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S60PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S61PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S61PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S61PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S61PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S62PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S62PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S62PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S62PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S63PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S63PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB1_Bits.S63PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB1_S63PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S64PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S64PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S64PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S64PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S65PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S65PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S65PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S65PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S66PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S66PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S66PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S66PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S67PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S67PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S67PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S67PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S68PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S68PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S68PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S68PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S69PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S69PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S69PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S69PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S70PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S70PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S70PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S70PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S71PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S71PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S71PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S71PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S72PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S72PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S72PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S72PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S73PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S73PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S73PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S73PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S74PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S74PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S74PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S74PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S75PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S75PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S75PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S75PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S76PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S76PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S76PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S76PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S77PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S77PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S77PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S77PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S78PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S78PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S78PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S78PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S79PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S79PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S79PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S79PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S80PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S80PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S80PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S80PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S81PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S81PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S81PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S81PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S82PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S82PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S82PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S82PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S83PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S83PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S83PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S83PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S84PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S84PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S84PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S84PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S85PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S85PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S85PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S85PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S86PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S86PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S86PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S86PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S87PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S87PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S87PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S87PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S88PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S88PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S88PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S88PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S89PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S89PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S89PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S89PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S90PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S90PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S90PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S90PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S91PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S91PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S91PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S91PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S92PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S92PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S92PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S92PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S93PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S93PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S93PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S93PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S94PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S94PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S94PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S94PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S95PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S95PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB2_Bits.S95PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB2_S95PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S96PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S96PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S96PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S96PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S97PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S97PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S97PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S97PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S98PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S98PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S98PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S98PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S99PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S99PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S99PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S99PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S100PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S100PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S100PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S100PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S101PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S101PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S101PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S101PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S102PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S102PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S102PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S102PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S103PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S103PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S103PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S103PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S104PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S104PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S104PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S104PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S105PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S105PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S105PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S105PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S106PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S106PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S106PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S106PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S107PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S107PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S107PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S107PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S108PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S108PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S108PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S108PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S109PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S109PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S109PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S109PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S110PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S110PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S110PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S110PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S111PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S111PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S111PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S111PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S112PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S112PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S112PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S112PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S113PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S113PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S113PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S113PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S114PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S114PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S114PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S114PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S115PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S115PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S115PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S115PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S116PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S116PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S116PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S116PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S117PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S117PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S117PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S117PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S118PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S118PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S118PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S118PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S119PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S119PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S119PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S119PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S120PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S120PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S120PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S120PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S121PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S121PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S121PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S121PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S122PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S122PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S122PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S122PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S123PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S123PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S123PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S123PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S124PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S124PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S124PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S124PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S125PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S125PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S125PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S125PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S126PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S126PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S126PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S126PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S127PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S127PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWPPB3_Bits.S127PWP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWPPB3_S127PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S0PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S0PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S0PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S0PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S0PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S0PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S1PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S1PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S1PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S1PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S1PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S1PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S2PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S2PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S2PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S2PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S2PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S2PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S3PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S3PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S3PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S3PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S3PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S3PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S4PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S4PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S4PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S4PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S4PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S4PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S5PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S5PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S5PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S5PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S5PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S5PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S6PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S6PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S6PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S6PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S6PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S6PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S7PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S7PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S7PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S7PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S7PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S7PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S8PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S8PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S8PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S8PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S8PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S8PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S9PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S9PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S9PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S9PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S9PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S9PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S10PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S10PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S10PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S10PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S10PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S10PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S11PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S11PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S11PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S11PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S11PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S11PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S12PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S12PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S12PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S12PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S12PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S12PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S13PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S13PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S13PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S13PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S13PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S13PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S14PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S14PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S14PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S14PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S14PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S14PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S15PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S15PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S15PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S15PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S15PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S15PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S16PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S16PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S16PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S16PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S16PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S16PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S17PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S17PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S17PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S17PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S17PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S17PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S18PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S18PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S18PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S18PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S18PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S18PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S19PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S19PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S19PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S19PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S19PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S19PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S20PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S20PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S20PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S20PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S20PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S20PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S21PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S21PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S21PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S21PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S21PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S21PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S22PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S22PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S22PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S22PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S22PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S22PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S23PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S23PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S23PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S23PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S23PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S23PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S24PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S24PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S24PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S24PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S24PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S24PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S25PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S25PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S25PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S25PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S25PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S25PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S26PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S26PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S26PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S26PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S26PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S26PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S27PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S27PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S27PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S27PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S27PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S27PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S28PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S28PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S28PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S28PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S28PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S28PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S29PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S29PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S29PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S29PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S29PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S29PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S30PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S30PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S30PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S30PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S30PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S30PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S31PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S31PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S31PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S31PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB0_Bits.S31PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB0_S31PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S32PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S32PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S32PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S32PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S32PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S32PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S33PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S33PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S33PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S33PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S33PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S33PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S34PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S34PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S34PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S34PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S34PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S34PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S35PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S35PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S35PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S35PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S35PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S35PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S36PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S36PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S36PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S36PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S36PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S36PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S37PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S37PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S37PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S37PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S37PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S37PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S38PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S38PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S38PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S38PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S38PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S38PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S39PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S39PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S39PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S39PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S39PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S39PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S40PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S40PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S40PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S40PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S40PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S40PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S41PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S41PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S41PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S41PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S41PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S41PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S42PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S42PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S42PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S42PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S42PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S42PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S43PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S43PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S43PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S43PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S43PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S43PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S44PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S44PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S44PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S44PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S44PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S44PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S45PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S45PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S45PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S45PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S45PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S45PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S46PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S46PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S46PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S46PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S46PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S46PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S47PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S47PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S47PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S47PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S47PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S47PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S48PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S48PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S48PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S48PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S48PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S48PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S49PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S49PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S49PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S49PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S49PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S49PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S50PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S50PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S50PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S50PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S50PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S50PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S51PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S51PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S51PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S51PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S51PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S51PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S52PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S52PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S52PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S52PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S52PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S52PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S53PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S53PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S53PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S53PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S53PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S53PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S54PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S54PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S54PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S54PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S54PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S54PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S55PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S55PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S55PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S55PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S55PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S55PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S56PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S56PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S56PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S56PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S56PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S56PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S57PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S57PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S57PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S57PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S57PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S57PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S58PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S58PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S58PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S58PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S58PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S58PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S59PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S59PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S59PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S59PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S59PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S59PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S60PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S60PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S60PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S60PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S60PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S60PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S61PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S61PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S61PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S61PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S61PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S61PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S62PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S62PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S62PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S62PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S62PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S62PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S63PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S63PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S63PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S63PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB1_Bits.S63PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB1_S63PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S64PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S64PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S64PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S64PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S64PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S64PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S65PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S65PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S65PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S65PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S65PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S65PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S66PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S66PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S66PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S66PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S66PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S66PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S67PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S67PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S67PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S67PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S67PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S67PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S68PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S68PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S68PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S68PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S68PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S68PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S69PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S69PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S69PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S69PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S69PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S69PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S70PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S70PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S70PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S70PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S70PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S70PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S71PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S71PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S71PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S71PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S71PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S71PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S72PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S72PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S72PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S72PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S72PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S72PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S73PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S73PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S73PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S73PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S73PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S73PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S74PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S74PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S74PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S74PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S74PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S74PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S75PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S75PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S75PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S75PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S75PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S75PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S76PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S76PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S76PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S76PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S76PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S76PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S77PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S77PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S77PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S77PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S77PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S77PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S78PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S78PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S78PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S78PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S78PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S78PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S79PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S79PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S79PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S79PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S79PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S79PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S80PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S80PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S80PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S80PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S80PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S80PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S81PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S81PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S81PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S81PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S81PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S81PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S82PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S82PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S82PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S82PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S82PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S82PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S83PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S83PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S83PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S83PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S83PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S83PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S84PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S84PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S84PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S84PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S84PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S84PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S85PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S85PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S85PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S85PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S85PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S85PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S86PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S86PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S86PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S86PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S86PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S86PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S87PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S87PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S87PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S87PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S87PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S87PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S88PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S88PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S88PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S88PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S88PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S88PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S89PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S89PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S89PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S89PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S89PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S89PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S90PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S90PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S90PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S90PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S90PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S90PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S91PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S91PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S91PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S91PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S91PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S91PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S92PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S92PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S92PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S92PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S92PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S92PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S93PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S93PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S93PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S93PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S93PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S93PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S94PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S94PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S94PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S94PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S94PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S94PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S95PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S95PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S95PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S95PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB2_Bits.S95PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB2_S95PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S96PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S96PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S96PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S96PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S96PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S96PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S97PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S97PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S97PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S97PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S97PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S97PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S98PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S98PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S98PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S98PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S98PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S98PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S99PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S99PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S99PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S99PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S99PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S99PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S100PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S100PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S100PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S100PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S100PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S100PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S101PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S101PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S101PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S101PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S101PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S101PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S102PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S102PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S102PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S102PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S102PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S102PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S103PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S103PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S103PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S103PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S103PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S103PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S104PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S104PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S104PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S104PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S104PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S104PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S105PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S105PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S105PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S105PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S105PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S105PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S106PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S106PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S106PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S106PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S106PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S106PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S107PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S107PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S107PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S107PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S107PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S107PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S108PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S108PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S108PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S108PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S108PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S108PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S109PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S109PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S109PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S109PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S109PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S109PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S110PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S110PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S110PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S110PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S110PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S110PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S111PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S111PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S111PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S111PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S111PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S111PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S112PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S112PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S112PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S112PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S112PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S112PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S113PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S113PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S113PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S113PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S113PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S113PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S114PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S114PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S114PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S114PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S114PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S114PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S115PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S115PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S115PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S115PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S115PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S115PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S116PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S116PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S116PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S116PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S116PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S116PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S117PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S117PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S117PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S117PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S117PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S117PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S118PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S118PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S118PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S118PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S118PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S118PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S119PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S119PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S119PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S119PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S119PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S119PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S120PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S120PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S120PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S120PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S120PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S120PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S121PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S121PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S121PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S121PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S121PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S121PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S122PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S122PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S122PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S122PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S122PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S122PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S123PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S123PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S123PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S123PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S123PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S123PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S124PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S124PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S124PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S124PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S124PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S124PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S125PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S125PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S125PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S125PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S125PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S125PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S126PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S126PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S126PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S126PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S126PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S126PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S127PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S127PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S127PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S127PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFPROCONPWOPPB3_Bits.S127PWOP */
#define IFX_DMU_GP_HOST_PF_PFPROCONPWOPPB3_S127PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S0LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S0LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S0LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S0LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S1LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S1LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S1LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S1LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S2LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S2LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S2LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S2LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S3LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S3LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S3LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S3LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S4LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S4LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S4LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S4LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S5LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S5LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S5LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S5LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S6LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S6LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S6LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S6LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S7LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S7LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S7LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S7LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S8LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S8LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S8LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S8LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S9LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S9LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S9LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S9LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S10LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S10LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S10LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S10LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S11LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S11LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S11LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S11LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S12LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S12LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S12LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S12LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S13LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S13LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S13LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S13LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S14LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S14LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S14LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S14LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S15LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S15LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S15LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S15LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S16LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S16LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S16LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S16LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S17LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S17LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S17LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S17LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S18LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S18LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S18LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S18LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S19LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S19LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S19LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S19LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S20LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S20LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S20LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S20LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S21LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S21LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S21LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S21LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S22LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S22LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S22LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S22LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S23LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S23LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S23LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S23LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S24LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S24LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S24LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S24LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S25LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S25LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S25LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S25LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S26LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S26LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S26LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S26LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S27LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S27LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S27LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S27LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S28LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S28LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S28LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S28LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S29LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S29LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S29LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S29LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S30LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S30LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S30LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S30LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S31LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S31LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB0_Bits.S31LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB0_S31LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S32LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S32LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S32LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S32LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S33LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S33LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S33LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S33LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S34LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S34LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S34LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S34LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S35LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S35LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S35LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S35LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S36LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S36LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S36LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S36LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S37LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S37LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S37LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S37LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S38LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S38LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S38LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S38LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S39LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S39LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S39LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S39LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S40LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S40LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S40LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S40LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S41LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S41LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S41LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S41LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S42LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S42LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S42LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S42LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S43LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S43LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S43LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S43LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S44LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S44LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S44LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S44LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S45LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S45LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S45LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S45LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S46LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S46LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S46LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S46LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S47LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S47LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S47LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S47LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S48LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S48LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S48LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S48LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S49LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S49LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S49LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S49LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S50LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S50LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S50LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S50LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S51LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S51LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S51LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S51LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S52LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S52LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S52LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S52LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S53LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S53LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S53LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S53LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S54LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S54LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S54LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S54LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S55LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S55LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S55LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S55LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S56LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S56LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S56LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S56LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S57LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S57LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S57LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S57LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S58LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S58LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S58LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S58LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S59LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S59LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S59LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S59LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S60LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S60LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S60LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S60LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S61LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S61LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S61LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S61LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S62LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S62LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S62LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S62LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S63LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S63LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB1_Bits.S63LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB1_S63LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S64LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S64LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S64LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S64LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S65LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S65LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S65LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S65LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S66LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S66LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S66LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S66LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S67LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S67LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S67LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S67LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S68LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S68LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S68LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S68LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S69LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S69LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S69LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S69LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S70LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S70LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S70LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S70LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S71LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S71LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S71LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S71LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S72LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S72LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S72LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S72LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S73LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S73LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S73LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S73LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S74LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S74LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S74LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S74LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S75LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S75LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S75LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S75LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S76LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S76LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S76LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S76LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S77LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S77LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S77LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S77LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S78LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S78LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S78LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S78LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S79LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S79LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S79LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S79LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S80LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S80LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S80LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S80LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S81LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S81LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S81LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S81LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S82LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S82LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S82LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S82LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S83LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S83LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S83LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S83LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S84LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S84LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S84LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S84LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S85LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S85LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S85LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S85LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S86LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S86LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S86LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S86LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S87LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S87LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S87LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S87LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S88LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S88LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S88LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S88LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S89LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S89LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S89LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S89LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S90LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S90LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S90LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S90LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S91LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S91LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S91LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S91LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S92LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S92LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S92LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S92LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S93LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S93LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S93LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S93LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S94LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S94LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S94LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S94LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S95LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S95LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB2_Bits.S95LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB2_S95LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S96LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S96LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S96LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S96LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S97LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S97LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S97LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S97LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S98LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S98LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S98LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S98LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S99LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S99LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S99LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S99LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S100LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S100LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S100LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S100LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S101LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S101LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S101LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S101LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S102LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S102LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S102LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S102LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S103LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S103LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S103LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S103LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S104LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S104LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S104LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S104LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S105LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S105LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S105LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S105LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S106LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S106LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S106LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S106LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S107LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S107LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S107LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S107LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S108LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S108LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S108LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S108LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S109LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S109LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S109LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S109LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S110LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S110LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S110LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S110LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S111LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S111LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S111LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S111LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S112LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S112LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S112LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S112LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S113LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S113LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S113LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S113LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S114LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S114LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S114LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S114LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S115LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S115LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S115LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S115LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S116LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S116LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S116LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S116LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S117LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S117LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S117LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S117LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S118LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S118LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S118LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S118LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S119LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S119LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S119LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S119LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S120LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S120LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S120LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S120LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S121LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S121LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S121LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S121LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S122LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S122LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S122LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S122LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S123LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S123LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S123LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S123LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S124LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S124LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S124LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S124LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S125LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S125LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S125LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S125LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S126LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S126LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S126LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S126LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S127LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S127LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PF_PFECPRIOPB3_Bits.S127LH */
#define IFX_DMU_GP_HOST_PF_PFECPRIOPB3_S127LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISBMHD_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISBMHD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISBMHD_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUSERCFG_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUSERCFG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUSERCFG_OFF (1u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISSWAP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISSWAP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISSWAP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_HOST_PROTECT_PRODISECPRIO_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_HOST_PROTECT_PRODISECPRIO_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_HOST_PROTECT_PRODISECPRIO_OFF (3u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA0_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA0_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA0_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA1_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA1_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_HOST_PROTECT_PRODISUDATA1_OFF (7u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_HOST_PROTECT_PRODISFL_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_HOST_PROTECT_PRODISFL_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_HOST_PROTECT_PRODISFL_OFF (13u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISD_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_HOST_PROTECT_PRODISD_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0A_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP0B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP0B_OFF (17u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1A_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP1B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP1B_OFF (19u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2A_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP2B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP2B_OFF (21u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3A_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP3B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP3B_OFF (23u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4A_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP4B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP4B_OFF (25u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5A */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5A_OFF (26u)

/** \brief Length for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_HOST_PROTECT_Bits.PRODISP5B */
#define IFX_DMU_GP_HOST_PROTECT_PRODISP5B_OFF (27u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOID */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOID_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOID */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOID_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOID */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOID_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOCFG_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOCFG_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINMOCFG_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINTEST */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINTEST_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINTEST */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINTEST_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINTEST */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINTEST_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROININFO */
#define IFX_DMU_GP_HOST_CONFIRMA_PROININFO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROININFO */
#define IFX_DMU_GP_HOST_CONFIRMA_PROININFO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROININFO */
#define IFX_DMU_GP_HOST_CONFIRMA_PROININFO_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINRTCCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINRTCCFG_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINRTCCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINRTCCFG_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINRTCCFG */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINRTCCFG_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINADCTRIM */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINADCTRIM_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINADCTRIM */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINADCTRIM_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINADCTRIM */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINADCTRIM_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA0_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA0_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA0_OFF (12u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA1_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA1_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINUDATA1_OFF (14u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD0_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD0_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD0_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD1_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD1_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD1_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD2_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD2_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD2_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD3_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD3_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_HOST_CONFIRMA_PROINBMHD3_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGO_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPO_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHO_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOO_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINUSERCFGC_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINSWAPC_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINFLASHC_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_HOST_CONFIRMB_PROINECPRIOC_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01O_OFF (0u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02O_OFF (2u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03O_OFF (4u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14O_OFF (6u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15O_OFF (8u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16O */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16O_OFF (10u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP01C_OFF (16u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP02C_OFF (18u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP03C_OFF (20u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP14C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP14C_OFF (22u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP15C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP15C_OFF (24u)

/** \brief Length for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_HOST_CONFIRMC_Bits.PROINOTP16C */
#define IFX_DMU_GP_HOST_CONFIRMC_PROINOTP16C_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_DFWAIT_RFLASH_LEN (5u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_DFWAIT_RFLASH_MSK (0x1fu)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_DFWAIT_RFLASH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_CSRM_DFMARGIN_MARSEL_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_CSRM_DFMARGIN_MARSEL_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.MARSEL */
#define IFX_DMU_GP_CSRM_DFMARGIN_MARSEL_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_CSRM_DFMARGIN_HMAR_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_CSRM_DFMARGIN_HMAR_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFMARGIN_Bits.HMAR */
#define IFX_DMU_GP_CSRM_DFMARGIN_HMAR_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_CSRM_DFECCR_RCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_CSRM_DFECCR_RCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCR_Bits.RCODE */
#define IFX_DMU_GP_CSRM_DFECCR_RCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCR_Bits.RES */
#define IFX_DMU_GP_CSRM_DFECCR_RES_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCR_Bits.RES */
#define IFX_DMU_GP_CSRM_DFECCR_RES_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCR_Bits.RES */
#define IFX_DMU_GP_CSRM_DFECCR_RES_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.SBER */
#define IFX_DMU_GP_CSRM_DFECCS_SBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.SBER */
#define IFX_DMU_GP_CSRM_DFECCS_SBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.SBER */
#define IFX_DMU_GP_CSRM_DFECCS_SBER_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.DBER */
#define IFX_DMU_GP_CSRM_DFECCS_DBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.DBER */
#define IFX_DMU_GP_CSRM_DFECCS_DBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.DBER */
#define IFX_DMU_GP_CSRM_DFECCS_DBER_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.TBER */
#define IFX_DMU_GP_CSRM_DFECCS_TBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.TBER */
#define IFX_DMU_GP_CSRM_DFECCS_TBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.TBER */
#define IFX_DMU_GP_CSRM_DFECCS_TBER_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.UCER */
#define IFX_DMU_GP_CSRM_DFECCS_UCER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.UCER */
#define IFX_DMU_GP_CSRM_DFECCS_UCER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.UCER */
#define IFX_DMU_GP_CSRM_DFECCS_UCER_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.ANER */
#define IFX_DMU_GP_CSRM_DFECCS_ANER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.ANER */
#define IFX_DMU_GP_CSRM_DFECCS_ANER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.ANER */
#define IFX_DMU_GP_CSRM_DFECCS_ANER_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_CSRM_DFECCS_ASBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_CSRM_DFECCS_ASBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.ASBER */
#define IFX_DMU_GP_CSRM_DFECCS_ASBER_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_CSRM_DFECCS_ADBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_CSRM_DFECCS_ADBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.ADBER */
#define IFX_DMU_GP_CSRM_DFECCS_ADBER_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_CSRM_DFECCS_ATBER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_CSRM_DFECCS_ATBER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.ATBER */
#define IFX_DMU_GP_CSRM_DFECCS_ATBER_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_CSRM_DFECCS_AUCER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_CSRM_DFECCS_AUCER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.AUCER */
#define IFX_DMU_GP_CSRM_DFECCS_AUCER_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCS_Bits.AANER */
#define IFX_DMU_GP_CSRM_DFECCS_AANER_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCS_Bits.AANER */
#define IFX_DMU_GP_CSRM_DFECCS_AANER_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCS_Bits.AANER */
#define IFX_DMU_GP_CSRM_DFECCS_AANER_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCC_Bits.CLR */
#define IFX_DMU_GP_CSRM_DFECCC_CLR_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCC_Bits.CLR */
#define IFX_DMU_GP_CSRM_DFECCC_CLR_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCC_Bits.CLR */
#define IFX_DMU_GP_CSRM_DFECCC_CLR_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_CSRM_DFECCC_ECCCORDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_CSRM_DFECCC_ECCCORDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCC_Bits.ECCCORDIS */
#define IFX_DMU_GP_CSRM_DFECCC_ECCCORDIS_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_CSRM_DFECCC_TRAPDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_CSRM_DFECCC_TRAPDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCC_Bits.TRAPDIS */
#define IFX_DMU_GP_CSRM_DFECCC_TRAPDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_DFECCW_WCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_DFECCW_WCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_DFECCW_WCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_DFECCW_ENCDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_DFECCW_ENCDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_DFECCW_ENCDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_DFPROCON_Bits.WP */
#define IFX_DMU_GP_CSRM_DFPROCON_WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DFPROCON_Bits.WP */
#define IFX_DMU_GP_CSRM_DFPROCON_WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DFPROCON_Bits.WP */
#define IFX_DMU_GP_CSRM_DFPROCON_WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_PFWAIT_RFLASH_LEN (5u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_PFWAIT_RFLASH_MSK (0x1fu)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFWAIT_Bits.RFLASH */
#define IFX_DMU_GP_CSRM_PFWAIT_RFLASH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_CSRM_PFERRINJ_WSERRINJ_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_CSRM_PFERRINJ_WSERRINJ_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFERRINJ_Bits.WSERRINJ */
#define IFX_DMU_GP_CSRM_PFERRINJ_WSERRINJ_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_PFECCW_WCODE_LEN (22u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_PFECCW_WCODE_MSK (0x3fffffu)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECCW_Bits.WCODE */
#define IFX_DMU_GP_CSRM_PFECCW_WCODE_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_PFECCW_ENCDIS_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_PFECCW_ENCDIS_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECCW_Bits.ENCDIS */
#define IFX_DMU_GP_CSRM_PFECCW_ENCDIS_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S0WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S0WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S0WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S0WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S0WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S0WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S1WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S1WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S1WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S1WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S1WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S1WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S2WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S2WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S2WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S2WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S2WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S2WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S3WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S3WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S3WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S3WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S3WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S3WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S4WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S4WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S4WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S4WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S4WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S4WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S5WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S5WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S5WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S5WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S5WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S5WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S6WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S6WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S6WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S6WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S6WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S6WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S7WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S7WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S7WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S7WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S7WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S7WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S8WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S8WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S8WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S8WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S8WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S8WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S9WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S9WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S9WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S9WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S9WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S9WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S10WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S10WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S10WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S10WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S10WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S10WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S11WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S11WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S11WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S11WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S11WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S11WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S12WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S12WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S12WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S12WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S12WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S12WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S13WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S13WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S13WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S13WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S13WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S13WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S14WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S14WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S14WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S14WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S14WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S14WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S15WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S15WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S15WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S15WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S15WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S15WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S16WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S16WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S16WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S16WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S16WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S16WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S17WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S17WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S17WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S17WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S17WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S17WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S18WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S18WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S18WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S18WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S18WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S18WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S19WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S19WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S19WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S19WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S19WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S19WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S20WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S20WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S20WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S20WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S20WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S20WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S21WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S21WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S21WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S21WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S21WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S21WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S22WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S22WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S22WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S22WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S22WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S22WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S23WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S23WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S23WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S23WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S23WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S23WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S24WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S24WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S24WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S24WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S24WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S24WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S25WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S25WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S25WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S25WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S25WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S25WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S26WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S26WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S26WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S26WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S26WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S26WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S27WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S27WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S27WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S27WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S27WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S27WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S28WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S28WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S28WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S28WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S28WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S28WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S29WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S29WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S29WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S29WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S29WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S29WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S30WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S30WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S30WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S30WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S30WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S30WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S31WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S31WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S31WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S31WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP0_Bits.S31WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP0_S31WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S32WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S32WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S32WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S32WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S32WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S32WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S33WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S33WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S33WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S33WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S33WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S33WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S34WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S34WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S34WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S34WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S34WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S34WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S35WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S35WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S35WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S35WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S35WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S35WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S36WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S36WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S36WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S36WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S36WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S36WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S37WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S37WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S37WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S37WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S37WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S37WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S38WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S38WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S38WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S38WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S38WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S38WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S39WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S39WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S39WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S39WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S39WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S39WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S40WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S40WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S40WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S40WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S40WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S40WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S41WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S41WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S41WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S41WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S41WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S41WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S42WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S42WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S42WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S42WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S42WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S42WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S43WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S43WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S43WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S43WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S43WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S43WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S44WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S44WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S44WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S44WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S44WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S44WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S45WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S45WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S45WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S45WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S45WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S45WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S46WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S46WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S46WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S46WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S46WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S46WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S47WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S47WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S47WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S47WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S47WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S47WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S48WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S48WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S48WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S48WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S48WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S48WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S49WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S49WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S49WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S49WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S49WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S49WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S50WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S50WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S50WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S50WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S50WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S50WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S51WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S51WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S51WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S51WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S51WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S51WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S52WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S52WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S52WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S52WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S52WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S52WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S53WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S53WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S53WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S53WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S53WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S53WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S54WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S54WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S54WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S54WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S54WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S54WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S55WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S55WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S55WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S55WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S55WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S55WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S56WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S56WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S56WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S56WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S56WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S56WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S57WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S57WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S57WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S57WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S57WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S57WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S58WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S58WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S58WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S58WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S58WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S58WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S59WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S59WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S59WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S59WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S59WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S59WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S60WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S60WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S60WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S60WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S60WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S60WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S61WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S61WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S61WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S61WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S61WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S61WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S62WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S62WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S62WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S62WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S62WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S62WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S63WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S63WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S63WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S63WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP1_Bits.S63WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP1_S63WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S64WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S64WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S64WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S64WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S64WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S64WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S65WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S65WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S65WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S65WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S65WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S65WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S66WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S66WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S66WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S66WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S66WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S66WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S67WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S67WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S67WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S67WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S67WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S67WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S68WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S68WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S68WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S68WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S68WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S68WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S69WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S69WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S69WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S69WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S69WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S69WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S70WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S70WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S70WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S70WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S70WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S70WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S71WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S71WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S71WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S71WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S71WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S71WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S72WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S72WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S72WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S72WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S72WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S72WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S73WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S73WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S73WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S73WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S73WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S73WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S74WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S74WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S74WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S74WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S74WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S74WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S75WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S75WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S75WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S75WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S75WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S75WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S76WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S76WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S76WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S76WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S76WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S76WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S77WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S77WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S77WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S77WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S77WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S77WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S78WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S78WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S78WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S78WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S78WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S78WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S79WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S79WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S79WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S79WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S79WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S79WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S80WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S80WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S80WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S80WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S80WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S80WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S81WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S81WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S81WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S81WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S81WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S81WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S82WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S82WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S82WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S82WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S82WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S82WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S83WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S83WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S83WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S83WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S83WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S83WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S84WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S84WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S84WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S84WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S84WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S84WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S85WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S85WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S85WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S85WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S85WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S85WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S86WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S86WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S86WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S86WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S86WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S86WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S87WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S87WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S87WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S87WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S87WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S87WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S88WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S88WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S88WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S88WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S88WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S88WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S89WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S89WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S89WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S89WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S89WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S89WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S90WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S90WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S90WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S90WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S90WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S90WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S91WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S91WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S91WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S91WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S91WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S91WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S92WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S92WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S92WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S92WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S92WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S92WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S93WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S93WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S93WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S93WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S93WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S93WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S94WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S94WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S94WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S94WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S94WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S94WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S95WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S95WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S95WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S95WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP2_Bits.S95WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP2_S95WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S96WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S96WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S96WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S96WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S96WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S96WP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S97WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S97WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S97WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S97WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S97WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S97WP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S98WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S98WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S98WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S98WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S98WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S98WP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S99WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S99WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S99WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S99WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S99WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S99WP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S100WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S100WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S100WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S100WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S100WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S100WP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S101WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S101WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S101WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S101WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S101WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S101WP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S102WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S102WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S102WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S102WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S102WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S102WP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S103WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S103WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S103WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S103WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S103WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S103WP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S104WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S104WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S104WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S104WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S104WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S104WP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S105WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S105WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S105WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S105WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S105WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S105WP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S106WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S106WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S106WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S106WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S106WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S106WP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S107WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S107WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S107WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S107WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S107WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S107WP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S108WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S108WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S108WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S108WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S108WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S108WP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S109WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S109WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S109WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S109WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S109WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S109WP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S110WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S110WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S110WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S110WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S110WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S110WP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S111WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S111WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S111WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S111WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S111WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S111WP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S112WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S112WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S112WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S112WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S112WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S112WP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S113WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S113WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S113WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S113WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S113WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S113WP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S114WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S114WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S114WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S114WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S114WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S114WP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S115WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S115WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S115WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S115WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S115WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S115WP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S116WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S116WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S116WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S116WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S116WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S116WP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S117WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S117WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S117WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S117WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S117WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S117WP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S118WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S118WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S118WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S118WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S118WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S118WP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S119WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S119WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S119WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S119WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S119WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S119WP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S120WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S120WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S120WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S120WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S120WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S120WP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S121WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S121WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S121WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S121WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S121WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S121WP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S122WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S122WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S122WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S122WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S122WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S122WP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S123WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S123WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S123WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S123WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S123WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S123WP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S124WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S124WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S124WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S124WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S124WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S124WP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S125WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S125WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S125WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S125WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S125WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S125WP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S126WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S126WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S126WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S126WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S126WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S126WP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S127WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S127WP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S127WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S127WP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONWP3_Bits.S127WP */
#define IFX_DMU_GP_CSRM_PFPROCONWP3_S127WP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S0PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S0PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S0PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S0PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S0PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S0PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S1PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S1PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S1PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S1PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S1PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S1PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S2PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S2PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S2PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S2PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S2PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S2PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S3PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S3PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S3PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S3PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S3PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S3PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S4PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S4PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S4PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S4PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S4PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S4PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S5PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S5PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S5PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S5PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S5PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S5PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S6PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S6PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S6PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S6PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S6PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S6PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S7PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S7PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S7PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S7PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S7PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S7PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S8PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S8PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S8PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S8PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S8PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S8PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S9PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S9PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S9PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S9PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S9PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S9PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S10PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S10PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S10PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S10PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S10PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S10PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S11PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S11PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S11PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S11PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S11PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S11PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S12PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S12PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S12PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S12PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S12PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S12PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S13PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S13PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S13PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S13PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S13PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S13PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S14PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S14PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S14PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S14PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S14PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S14PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S15PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S15PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S15PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S15PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S15PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S15PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S16PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S16PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S16PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S16PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S16PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S16PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S17PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S17PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S17PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S17PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S17PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S17PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S18PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S18PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S18PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S18PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S18PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S18PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S19PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S19PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S19PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S19PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S19PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S19PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S20PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S20PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S20PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S20PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S20PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S20PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S21PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S21PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S21PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S21PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S21PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S21PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S22PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S22PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S22PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S22PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S22PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S22PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S23PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S23PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S23PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S23PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S23PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S23PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S24PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S24PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S24PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S24PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S24PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S24PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S25PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S25PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S25PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S25PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S25PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S25PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S26PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S26PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S26PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S26PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S26PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S26PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S27PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S27PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S27PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S27PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S27PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S27PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S28PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S28PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S28PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S28PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S28PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S28PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S29PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S29PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S29PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S29PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S29PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S29PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S30PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S30PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S30PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S30PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S30PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S30PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S31PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S31PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S31PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S31PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP0_Bits.S31PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP0_S31PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S32PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S32PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S32PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S32PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S32PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S32PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S33PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S33PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S33PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S33PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S33PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S33PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S34PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S34PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S34PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S34PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S34PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S34PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S35PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S35PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S35PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S35PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S35PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S35PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S36PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S36PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S36PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S36PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S36PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S36PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S37PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S37PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S37PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S37PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S37PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S37PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S38PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S38PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S38PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S38PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S38PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S38PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S39PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S39PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S39PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S39PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S39PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S39PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S40PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S40PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S40PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S40PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S40PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S40PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S41PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S41PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S41PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S41PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S41PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S41PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S42PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S42PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S42PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S42PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S42PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S42PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S43PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S43PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S43PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S43PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S43PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S43PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S44PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S44PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S44PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S44PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S44PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S44PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S45PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S45PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S45PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S45PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S45PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S45PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S46PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S46PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S46PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S46PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S46PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S46PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S47PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S47PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S47PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S47PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S47PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S47PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S48PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S48PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S48PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S48PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S48PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S48PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S49PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S49PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S49PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S49PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S49PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S49PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S50PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S50PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S50PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S50PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S50PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S50PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S51PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S51PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S51PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S51PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S51PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S51PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S52PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S52PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S52PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S52PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S52PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S52PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S53PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S53PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S53PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S53PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S53PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S53PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S54PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S54PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S54PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S54PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S54PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S54PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S55PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S55PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S55PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S55PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S55PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S55PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S56PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S56PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S56PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S56PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S56PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S56PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S57PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S57PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S57PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S57PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S57PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S57PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S58PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S58PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S58PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S58PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S58PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S58PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S59PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S59PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S59PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S59PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S59PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S59PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S60PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S60PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S60PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S60PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S60PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S60PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S61PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S61PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S61PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S61PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S61PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S61PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S62PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S62PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S62PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S62PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S62PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S62PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S63PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S63PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S63PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S63PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP1_Bits.S63PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP1_S63PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S64PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S64PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S64PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S64PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S64PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S64PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S65PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S65PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S65PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S65PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S65PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S65PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S66PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S66PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S66PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S66PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S66PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S66PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S67PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S67PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S67PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S67PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S67PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S67PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S68PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S68PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S68PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S68PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S68PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S68PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S69PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S69PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S69PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S69PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S69PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S69PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S70PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S70PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S70PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S70PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S70PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S70PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S71PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S71PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S71PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S71PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S71PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S71PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S72PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S72PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S72PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S72PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S72PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S72PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S73PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S73PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S73PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S73PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S73PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S73PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S74PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S74PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S74PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S74PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S74PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S74PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S75PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S75PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S75PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S75PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S75PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S75PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S76PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S76PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S76PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S76PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S76PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S76PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S77PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S77PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S77PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S77PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S77PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S77PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S78PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S78PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S78PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S78PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S78PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S78PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S79PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S79PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S79PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S79PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S79PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S79PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S80PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S80PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S80PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S80PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S80PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S80PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S81PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S81PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S81PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S81PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S81PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S81PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S82PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S82PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S82PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S82PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S82PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S82PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S83PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S83PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S83PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S83PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S83PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S83PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S84PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S84PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S84PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S84PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S84PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S84PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S85PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S85PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S85PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S85PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S85PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S85PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S86PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S86PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S86PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S86PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S86PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S86PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S87PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S87PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S87PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S87PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S87PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S87PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S88PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S88PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S88PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S88PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S88PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S88PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S89PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S89PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S89PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S89PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S89PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S89PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S90PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S90PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S90PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S90PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S90PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S90PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S91PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S91PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S91PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S91PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S91PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S91PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S92PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S92PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S92PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S92PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S92PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S92PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S93PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S93PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S93PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S93PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S93PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S93PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S94PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S94PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S94PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S94PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S94PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S94PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S95PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S95PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S95PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S95PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP2_Bits.S95PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP2_S95PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S96PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S96PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S96PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S96PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S96PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S96PWP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S97PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S97PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S97PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S97PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S97PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S97PWP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S98PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S98PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S98PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S98PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S98PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S98PWP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S99PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S99PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S99PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S99PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S99PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S99PWP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S100PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S100PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S100PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S100PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S100PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S100PWP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S101PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S101PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S101PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S101PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S101PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S101PWP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S102PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S102PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S102PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S102PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S102PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S102PWP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S103PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S103PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S103PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S103PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S103PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S103PWP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S104PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S104PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S104PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S104PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S104PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S104PWP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S105PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S105PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S105PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S105PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S105PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S105PWP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S106PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S106PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S106PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S106PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S106PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S106PWP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S107PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S107PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S107PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S107PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S107PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S107PWP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S108PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S108PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S108PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S108PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S108PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S108PWP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S109PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S109PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S109PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S109PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S109PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S109PWP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S110PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S110PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S110PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S110PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S110PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S110PWP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S111PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S111PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S111PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S111PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S111PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S111PWP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S112PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S112PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S112PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S112PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S112PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S112PWP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S113PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S113PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S113PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S113PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S113PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S113PWP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S114PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S114PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S114PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S114PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S114PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S114PWP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S115PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S115PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S115PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S115PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S115PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S115PWP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S116PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S116PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S116PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S116PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S116PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S116PWP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S117PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S117PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S117PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S117PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S117PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S117PWP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S118PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S118PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S118PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S118PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S118PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S118PWP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S119PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S119PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S119PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S119PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S119PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S119PWP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S120PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S120PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S120PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S120PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S120PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S120PWP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S121PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S121PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S121PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S121PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S121PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S121PWP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S122PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S122PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S122PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S122PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S122PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S122PWP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S123PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S123PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S123PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S123PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S123PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S123PWP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S124PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S124PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S124PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S124PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S124PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S124PWP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S125PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S125PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S125PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S125PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S125PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S125PWP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S126PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S126PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S126PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S126PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S126PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S126PWP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S127PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S127PWP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S127PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S127PWP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWP3_Bits.S127PWP */
#define IFX_DMU_GP_CSRM_PFPROCONPWP3_S127PWP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S0PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S0PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S0PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S0PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S0PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S0PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S1PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S1PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S1PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S1PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S1PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S1PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S2PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S2PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S2PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S2PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S2PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S2PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S3PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S3PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S3PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S3PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S3PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S3PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S4PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S4PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S4PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S4PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S4PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S4PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S5PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S5PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S5PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S5PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S5PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S5PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S6PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S6PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S6PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S6PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S6PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S6PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S7PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S7PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S7PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S7PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S7PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S7PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S8PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S8PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S8PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S8PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S8PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S8PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S9PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S9PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S9PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S9PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S9PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S9PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S10PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S10PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S10PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S10PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S10PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S10PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S11PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S11PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S11PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S11PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S11PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S11PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S12PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S12PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S12PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S12PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S12PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S12PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S13PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S13PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S13PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S13PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S13PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S13PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S14PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S14PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S14PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S14PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S14PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S14PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S15PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S15PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S15PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S15PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S15PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S15PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S16PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S16PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S16PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S16PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S16PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S16PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S17PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S17PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S17PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S17PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S17PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S17PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S18PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S18PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S18PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S18PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S18PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S18PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S19PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S19PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S19PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S19PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S19PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S19PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S20PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S20PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S20PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S20PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S20PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S20PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S21PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S21PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S21PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S21PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S21PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S21PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S22PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S22PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S22PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S22PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S22PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S22PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S23PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S23PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S23PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S23PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S23PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S23PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S24PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S24PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S24PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S24PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S24PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S24PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S25PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S25PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S25PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S25PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S25PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S25PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S26PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S26PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S26PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S26PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S26PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S26PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S27PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S27PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S27PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S27PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S27PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S27PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S28PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S28PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S28PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S28PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S28PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S28PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S29PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S29PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S29PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S29PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S29PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S29PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S30PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S30PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S30PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S30PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S30PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S30PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S31PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S31PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S31PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S31PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP0_Bits.S31PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP0_S31PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S32PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S32PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S32PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S32PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S32PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S32PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S33PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S33PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S33PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S33PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S33PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S33PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S34PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S34PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S34PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S34PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S34PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S34PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S35PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S35PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S35PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S35PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S35PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S35PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S36PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S36PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S36PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S36PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S36PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S36PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S37PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S37PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S37PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S37PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S37PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S37PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S38PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S38PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S38PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S38PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S38PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S38PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S39PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S39PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S39PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S39PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S39PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S39PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S40PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S40PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S40PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S40PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S40PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S40PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S41PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S41PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S41PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S41PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S41PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S41PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S42PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S42PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S42PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S42PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S42PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S42PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S43PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S43PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S43PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S43PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S43PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S43PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S44PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S44PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S44PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S44PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S44PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S44PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S45PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S45PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S45PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S45PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S45PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S45PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S46PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S46PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S46PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S46PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S46PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S46PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S47PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S47PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S47PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S47PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S47PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S47PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S48PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S48PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S48PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S48PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S48PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S48PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S49PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S49PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S49PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S49PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S49PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S49PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S50PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S50PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S50PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S50PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S50PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S50PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S51PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S51PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S51PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S51PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S51PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S51PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S52PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S52PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S52PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S52PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S52PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S52PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S53PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S53PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S53PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S53PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S53PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S53PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S54PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S54PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S54PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S54PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S54PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S54PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S55PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S55PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S55PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S55PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S55PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S55PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S56PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S56PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S56PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S56PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S56PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S56PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S57PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S57PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S57PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S57PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S57PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S57PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S58PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S58PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S58PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S58PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S58PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S58PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S59PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S59PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S59PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S59PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S59PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S59PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S60PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S60PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S60PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S60PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S60PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S60PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S61PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S61PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S61PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S61PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S61PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S61PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S62PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S62PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S62PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S62PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S62PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S62PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S63PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S63PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S63PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S63PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP1_Bits.S63PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP1_S63PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S64PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S64PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S64PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S64PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S64PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S64PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S65PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S65PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S65PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S65PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S65PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S65PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S66PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S66PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S66PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S66PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S66PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S66PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S67PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S67PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S67PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S67PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S67PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S67PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S68PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S68PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S68PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S68PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S68PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S68PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S69PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S69PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S69PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S69PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S69PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S69PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S70PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S70PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S70PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S70PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S70PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S70PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S71PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S71PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S71PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S71PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S71PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S71PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S72PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S72PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S72PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S72PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S72PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S72PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S73PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S73PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S73PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S73PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S73PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S73PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S74PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S74PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S74PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S74PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S74PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S74PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S75PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S75PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S75PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S75PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S75PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S75PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S76PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S76PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S76PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S76PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S76PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S76PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S77PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S77PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S77PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S77PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S77PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S77PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S78PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S78PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S78PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S78PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S78PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S78PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S79PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S79PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S79PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S79PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S79PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S79PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S80PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S80PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S80PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S80PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S80PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S80PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S81PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S81PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S81PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S81PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S81PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S81PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S82PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S82PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S82PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S82PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S82PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S82PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S83PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S83PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S83PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S83PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S83PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S83PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S84PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S84PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S84PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S84PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S84PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S84PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S85PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S85PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S85PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S85PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S85PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S85PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S86PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S86PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S86PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S86PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S86PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S86PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S87PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S87PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S87PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S87PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S87PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S87PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S88PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S88PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S88PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S88PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S88PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S88PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S89PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S89PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S89PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S89PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S89PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S89PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S90PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S90PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S90PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S90PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S90PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S90PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S91PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S91PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S91PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S91PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S91PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S91PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S92PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S92PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S92PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S92PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S92PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S92PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S93PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S93PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S93PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S93PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S93PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S93PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S94PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S94PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S94PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S94PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S94PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S94PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S95PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S95PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S95PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S95PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP2_Bits.S95PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP2_S95PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S96PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S96PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S96PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S96PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S96PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S96PWOP_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S97PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S97PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S97PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S97PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S97PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S97PWOP_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S98PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S98PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S98PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S98PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S98PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S98PWOP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S99PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S99PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S99PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S99PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S99PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S99PWOP_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S100PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S100PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S100PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S100PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S100PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S100PWOP_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S101PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S101PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S101PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S101PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S101PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S101PWOP_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S102PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S102PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S102PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S102PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S102PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S102PWOP_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S103PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S103PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S103PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S103PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S103PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S103PWOP_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S104PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S104PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S104PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S104PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S104PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S104PWOP_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S105PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S105PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S105PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S105PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S105PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S105PWOP_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S106PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S106PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S106PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S106PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S106PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S106PWOP_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S107PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S107PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S107PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S107PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S107PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S107PWOP_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S108PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S108PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S108PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S108PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S108PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S108PWOP_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S109PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S109PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S109PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S109PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S109PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S109PWOP_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S110PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S110PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S110PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S110PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S110PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S110PWOP_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S111PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S111PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S111PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S111PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S111PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S111PWOP_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S112PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S112PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S112PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S112PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S112PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S112PWOP_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S113PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S113PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S113PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S113PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S113PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S113PWOP_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S114PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S114PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S114PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S114PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S114PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S114PWOP_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S115PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S115PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S115PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S115PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S115PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S115PWOP_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S116PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S116PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S116PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S116PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S116PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S116PWOP_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S117PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S117PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S117PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S117PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S117PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S117PWOP_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S118PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S118PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S118PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S118PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S118PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S118PWOP_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S119PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S119PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S119PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S119PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S119PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S119PWOP_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S120PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S120PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S120PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S120PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S120PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S120PWOP_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S121PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S121PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S121PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S121PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S121PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S121PWOP_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S122PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S122PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S122PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S122PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S122PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S122PWOP_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S123PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S123PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S123PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S123PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S123PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S123PWOP_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S124PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S124PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S124PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S124PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S124PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S124PWOP_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S125PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S125PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S125PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S125PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S125PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S125PWOP_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S126PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S126PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S126PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S126PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S126PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S126PWOP_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S127PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S127PWOP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S127PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S127PWOP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFPROCONPWOP3_Bits.S127PWOP */
#define IFX_DMU_GP_CSRM_PFPROCONPWOP3_S127PWOP_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S0LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S0LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S0LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S0LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S0LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S0LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S1LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S1LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S1LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S1LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S1LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S1LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S2LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S2LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S2LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S2LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S2LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S2LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S3LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S3LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S3LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S3LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S3LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S3LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S4LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S4LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S4LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S4LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S4LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S4LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S5LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S5LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S5LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S5LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S5LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S5LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S6LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S6LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S6LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S6LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S6LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S6LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S7LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S7LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S7LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S7LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S7LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S7LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S8LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S8LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S8LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S8LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S8LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S8LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S9LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S9LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S9LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S9LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S9LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S9LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S10LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S10LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S10LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S10LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S10LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S10LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S11LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S11LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S11LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S11LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S11LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S11LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S12LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S12LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S12LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S12LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S12LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S12LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S13LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S13LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S13LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S13LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S13LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S13LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S14LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S14LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S14LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S14LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S14LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S14LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S15LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S15LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S15LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S15LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S15LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S15LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S16LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S16LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S16LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S16LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S16LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S16LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S17LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S17LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S17LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S17LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S17LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S17LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S18LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S18LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S18LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S18LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S18LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S18LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S19LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S19LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S19LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S19LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S19LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S19LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S20LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S20LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S20LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S20LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S20LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S20LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S21LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S21LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S21LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S21LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S21LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S21LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S22LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S22LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S22LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S22LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S22LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S22LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S23LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S23LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S23LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S23LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S23LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S23LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S24LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S24LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S24LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S24LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S24LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S24LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S25LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S25LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S25LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S25LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S25LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S25LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S26LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S26LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S26LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S26LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S26LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S26LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S27LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S27LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S27LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S27LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S27LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S27LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S28LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S28LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S28LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S28LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S28LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S28LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S29LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S29LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S29LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S29LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S29LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S29LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S30LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S30LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S30LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S30LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S30LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S30LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S31LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S31LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S31LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S31LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO0_Bits.S31LH */
#define IFX_DMU_GP_CSRM_PFECPRIO0_S31LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S32LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S32LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S32LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S32LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S32LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S32LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S33LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S33LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S33LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S33LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S33LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S33LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S34LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S34LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S34LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S34LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S34LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S34LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S35LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S35LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S35LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S35LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S35LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S35LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S36LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S36LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S36LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S36LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S36LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S36LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S37LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S37LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S37LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S37LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S37LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S37LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S38LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S38LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S38LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S38LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S38LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S38LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S39LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S39LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S39LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S39LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S39LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S39LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S40LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S40LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S40LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S40LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S40LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S40LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S41LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S41LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S41LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S41LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S41LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S41LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S42LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S42LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S42LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S42LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S42LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S42LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S43LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S43LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S43LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S43LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S43LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S43LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S44LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S44LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S44LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S44LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S44LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S44LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S45LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S45LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S45LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S45LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S45LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S45LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S46LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S46LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S46LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S46LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S46LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S46LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S47LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S47LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S47LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S47LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S47LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S47LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S48LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S48LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S48LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S48LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S48LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S48LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S49LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S49LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S49LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S49LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S49LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S49LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S50LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S50LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S50LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S50LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S50LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S50LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S51LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S51LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S51LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S51LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S51LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S51LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S52LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S52LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S52LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S52LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S52LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S52LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S53LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S53LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S53LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S53LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S53LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S53LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S54LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S54LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S54LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S54LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S54LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S54LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S55LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S55LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S55LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S55LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S55LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S55LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S56LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S56LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S56LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S56LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S56LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S56LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S57LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S57LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S57LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S57LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S57LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S57LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S58LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S58LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S58LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S58LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S58LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S58LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S59LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S59LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S59LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S59LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S59LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S59LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S60LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S60LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S60LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S60LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S60LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S60LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S61LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S61LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S61LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S61LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S61LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S61LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S62LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S62LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S62LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S62LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S62LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S62LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S63LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S63LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S63LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S63LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO1_Bits.S63LH */
#define IFX_DMU_GP_CSRM_PFECPRIO1_S63LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S64LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S64LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S64LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S64LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S64LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S64LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S65LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S65LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S65LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S65LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S65LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S65LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S66LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S66LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S66LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S66LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S66LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S66LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S67LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S67LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S67LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S67LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S67LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S67LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S68LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S68LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S68LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S68LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S68LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S68LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S69LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S69LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S69LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S69LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S69LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S69LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S70LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S70LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S70LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S70LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S70LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S70LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S71LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S71LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S71LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S71LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S71LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S71LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S72LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S72LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S72LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S72LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S72LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S72LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S73LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S73LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S73LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S73LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S73LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S73LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S74LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S74LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S74LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S74LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S74LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S74LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S75LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S75LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S75LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S75LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S75LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S75LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S76LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S76LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S76LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S76LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S76LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S76LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S77LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S77LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S77LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S77LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S77LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S77LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S78LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S78LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S78LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S78LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S78LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S78LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S79LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S79LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S79LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S79LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S79LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S79LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S80LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S80LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S80LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S80LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S80LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S80LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S81LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S81LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S81LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S81LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S81LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S81LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S82LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S82LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S82LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S82LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S82LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S82LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S83LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S83LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S83LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S83LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S83LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S83LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S84LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S84LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S84LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S84LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S84LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S84LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S85LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S85LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S85LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S85LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S85LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S85LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S86LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S86LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S86LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S86LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S86LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S86LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S87LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S87LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S87LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S87LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S87LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S87LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S88LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S88LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S88LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S88LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S88LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S88LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S89LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S89LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S89LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S89LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S89LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S89LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S90LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S90LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S90LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S90LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S90LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S90LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S91LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S91LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S91LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S91LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S91LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S91LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S92LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S92LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S92LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S92LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S92LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S92LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S93LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S93LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S93LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S93LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S93LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S93LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S94LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S94LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S94LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S94LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S94LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S94LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S95LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S95LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S95LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S95LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO2_Bits.S95LH */
#define IFX_DMU_GP_CSRM_PFECPRIO2_S95LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S96LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S96LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S96LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S96LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S96LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S96LH_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S97LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S97LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S97LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S97LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S97LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S97LH_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S98LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S98LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S98LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S98LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S98LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S98LH_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S99LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S99LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S99LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S99LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S99LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S99LH_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S100LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S100LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S100LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S100LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S100LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S100LH_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S101LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S101LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S101LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S101LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S101LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S101LH_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S102LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S102LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S102LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S102LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S102LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S102LH_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S103LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S103LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S103LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S103LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S103LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S103LH_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S104LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S104LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S104LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S104LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S104LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S104LH_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S105LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S105LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S105LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S105LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S105LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S105LH_OFF (9u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S106LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S106LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S106LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S106LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S106LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S106LH_OFF (10u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S107LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S107LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S107LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S107LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S107LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S107LH_OFF (11u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S108LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S108LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S108LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S108LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S108LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S108LH_OFF (12u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S109LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S109LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S109LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S109LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S109LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S109LH_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S110LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S110LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S110LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S110LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S110LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S110LH_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S111LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S111LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S111LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S111LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S111LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S111LH_OFF (15u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S112LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S112LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S112LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S112LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S112LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S112LH_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S113LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S113LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S113LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S113LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S113LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S113LH_OFF (17u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S114LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S114LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S114LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S114LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S114LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S114LH_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S115LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S115LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S115LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S115LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S115LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S115LH_OFF (19u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S116LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S116LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S116LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S116LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S116LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S116LH_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S117LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S117LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S117LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S117LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S117LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S117LH_OFF (21u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S118LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S118LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S118LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S118LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S118LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S118LH_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S119LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S119LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S119LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S119LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S119LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S119LH_OFF (23u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S120LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S120LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S120LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S120LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S120LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S120LH_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S121LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S121LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S121LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S121LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S121LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S121LH_OFF (25u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S122LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S122LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S122LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S122LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S122LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S122LH_OFF (26u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S123LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S123LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S123LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S123LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S123LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S123LH_OFF (27u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S124LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S124LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S124LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S124LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S124LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S124LH_OFF (28u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S125LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S125LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S125LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S125LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S125LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S125LH_OFF (29u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S126LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S126LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S126LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S126LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S126LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S126LH_OFF (30u)

/** \brief Length for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S127LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S127LH_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S127LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S127LH_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PFECPRIO3_Bits.S127LH */
#define IFX_DMU_GP_CSRM_PFECPRIO3_S127LH_OFF (31u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISBMHD_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISBMHD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISBMHD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISBMHD_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUSERCFG_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUSERCFG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUSERCFG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUSERCFG_OFF (1u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISSWAP_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISSWAP_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISSWAP */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISSWAP_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISECPRIO_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISECPRIO_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISECPRIO */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISECPRIO_OFF (3u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISDBG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISDBG_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISDBG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISDBG_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISDBG */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISDBG_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.SRT */
#define IFX_DMU_GP_CSRM_PROTECT_SRT_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.SRT */
#define IFX_DMU_GP_CSRM_PROTECT_SRT_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.SRT */
#define IFX_DMU_GP_CSRM_PROTECT_SRT_OFF (5u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA0_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA0_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA0 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA0_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA1_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA1_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISUDATA1 */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISUDATA1_OFF (7u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISFL_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISFL_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISFL */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISFL_OFF (13u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISD_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISD_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISD */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISD_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISCSRMPF */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISCSRMPF_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISCSRMPF */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISCSRMPF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_CSRM_PROTECT_Bits.PRODISCSRMPF */
#define IFX_DMU_GP_CSRM_PROTECT_PRODISCSRMPF_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINMOCFG_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINMOCFG_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINMOCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINMOCFG_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINCFG_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINCFG_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINCFG */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINCFG_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA0_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA0_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA0_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA1_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA1_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINUDATA1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINUDATA1_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINRETEST */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINRETEST_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINRETEST */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINRETEST_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINRETEST */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINRETEST_OFF (14u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD0_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD0_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD0 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD0_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD1_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD1_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD1 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD1_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD2_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD2_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD2 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD2_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD3_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD3_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMA_Bits.PROINBMHD3 */
#define IFX_DMU_GP_CSRM_CONFIRMA_PROINBMHD3_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGO_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPO_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHO_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOO_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGO */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGO_OFF (8u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINUSERCFGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINUSERCFGC_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINSWAPC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINSWAPC_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINFLASHC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINFLASHC_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINECPRIOC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINECPRIOC_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMB_Bits.PROINDBGC */
#define IFX_DMU_GP_CSRM_CONFIRMB_PROINDBGC_OFF (24u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01O_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02O_OFF (2u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03O_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03O_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03O */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03O_OFF (4u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPO */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPO_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPO */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPO_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPO */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPO_OFF (6u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP01C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP01C_OFF (16u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP02C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP02C_OFF (18u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03C_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03C_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINOTP03C */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINOTP03C_OFF (20u)

/** \brief Length for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPC */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPC_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPC */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPC_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_CONFIRMC_Bits.PROINAPUBPC */
#define IFX_DMU_GP_CSRM_CONFIRMC_PROINAPUBPC_OFF (22u)

/** \brief Length for Ifx_DMU_GP_CSRM_DBGCFG_Bits.DESTDBG */
#define IFX_DMU_GP_CSRM_DBGCFG_DESTDBG_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DBGCFG_Bits.DESTDBG */
#define IFX_DMU_GP_CSRM_DBGCFG_DESTDBG_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DBGCFG_Bits.DESTDBG */
#define IFX_DMU_GP_CSRM_DBGCFG_DESTDBG_OFF (0u)

/** \brief Length for Ifx_DMU_GP_CSRM_DBGMODE_Bits.EDDM */
#define IFX_DMU_GP_CSRM_DBGMODE_EDDM_LEN (2u)

/** \brief Mask for Ifx_DMU_GP_CSRM_DBGMODE_Bits.EDDM */
#define IFX_DMU_GP_CSRM_DBGMODE_EDDM_MSK (0x3u)

/** \brief Offset for Ifx_DMU_GP_CSRM_DBGMODE_Bits.EDDM */
#define IFX_DMU_GP_CSRM_DBGMODE_EDDM_OFF (0u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P0A */
#define IFX_DMU_GP_BKALLOC_P0A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P0A */
#define IFX_DMU_GP_BKALLOC_P0A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P0A */
#define IFX_DMU_GP_BKALLOC_P0A_OFF (0u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P0B */
#define IFX_DMU_GP_BKALLOC_P0B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P0B */
#define IFX_DMU_GP_BKALLOC_P0B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P0B */
#define IFX_DMU_GP_BKALLOC_P0B_OFF (1u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P1A */
#define IFX_DMU_GP_BKALLOC_P1A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P1A */
#define IFX_DMU_GP_BKALLOC_P1A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P1A */
#define IFX_DMU_GP_BKALLOC_P1A_OFF (2u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P1B */
#define IFX_DMU_GP_BKALLOC_P1B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P1B */
#define IFX_DMU_GP_BKALLOC_P1B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P1B */
#define IFX_DMU_GP_BKALLOC_P1B_OFF (3u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P2A */
#define IFX_DMU_GP_BKALLOC_P2A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P2A */
#define IFX_DMU_GP_BKALLOC_P2A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P2A */
#define IFX_DMU_GP_BKALLOC_P2A_OFF (4u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P2B */
#define IFX_DMU_GP_BKALLOC_P2B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P2B */
#define IFX_DMU_GP_BKALLOC_P2B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P2B */
#define IFX_DMU_GP_BKALLOC_P2B_OFF (5u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P3A */
#define IFX_DMU_GP_BKALLOC_P3A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P3A */
#define IFX_DMU_GP_BKALLOC_P3A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P3A */
#define IFX_DMU_GP_BKALLOC_P3A_OFF (6u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P3B */
#define IFX_DMU_GP_BKALLOC_P3B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P3B */
#define IFX_DMU_GP_BKALLOC_P3B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P3B */
#define IFX_DMU_GP_BKALLOC_P3B_OFF (7u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P4A */
#define IFX_DMU_GP_BKALLOC_P4A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P4A */
#define IFX_DMU_GP_BKALLOC_P4A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P4A */
#define IFX_DMU_GP_BKALLOC_P4A_OFF (8u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P4B */
#define IFX_DMU_GP_BKALLOC_P4B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P4B */
#define IFX_DMU_GP_BKALLOC_P4B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P4B */
#define IFX_DMU_GP_BKALLOC_P4B_OFF (9u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P5A */
#define IFX_DMU_GP_BKALLOC_P5A_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P5A */
#define IFX_DMU_GP_BKALLOC_P5A_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P5A */
#define IFX_DMU_GP_BKALLOC_P5A_OFF (10u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.P5B */
#define IFX_DMU_GP_BKALLOC_P5B_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.P5B */
#define IFX_DMU_GP_BKALLOC_P5B_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.P5B */
#define IFX_DMU_GP_BKALLOC_P5B_OFF (11u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.HOSTDF */
#define IFX_DMU_GP_BKALLOC_HOSTDF_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.HOSTDF */
#define IFX_DMU_GP_BKALLOC_HOSTDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.HOSTDF */
#define IFX_DMU_GP_BKALLOC_HOSTDF_OFF (16u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.CSRMDF */
#define IFX_DMU_GP_BKALLOC_CSRMDF_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.CSRMDF */
#define IFX_DMU_GP_BKALLOC_CSRMDF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.CSRMDF */
#define IFX_DMU_GP_BKALLOC_CSRMDF_OFF (17u)

/** \brief Length for Ifx_DMU_GP_BKALLOC_Bits.CSRMPF */
#define IFX_DMU_GP_BKALLOC_CSRMPF_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_BKALLOC_Bits.CSRMPF */
#define IFX_DMU_GP_BKALLOC_CSRMPF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_BKALLOC_Bits.CSRMPF */
#define IFX_DMU_GP_BKALLOC_CSRMPF_OFF (18u)

/** \brief Length for Ifx_DMU_GP_PCONTROL_Bits.PMPCTRL */
#define IFX_DMU_GP_PCONTROL_PMPCTRL_LEN (1u)

/** \brief Mask for Ifx_DMU_GP_PCONTROL_Bits.PMPCTRL */
#define IFX_DMU_GP_PCONTROL_PMPCTRL_MSK (0x1u)

/** \brief Offset for Ifx_DMU_GP_PCONTROL_Bits.PMPCTRL */
#define IFX_DMU_GP_PCONTROL_PMPCTRL_OFF (0u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.STATE */
#define IFX_DMU_PROTREG_STATE_LEN (3u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.STATE */
#define IFX_DMU_PROTREG_STATE_MSK (0x7u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.STATE */
#define IFX_DMU_PROTREG_STATE_OFF (0u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.SWEN */
#define IFX_DMU_PROTREG_SWEN_LEN (1u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.SWEN */
#define IFX_DMU_PROTREG_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.SWEN */
#define IFX_DMU_PROTREG_SWEN_OFF (3u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.VM */
#define IFX_DMU_PROTREG_VM_LEN (3u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.VM */
#define IFX_DMU_PROTREG_VM_MSK (0x7u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.VM */
#define IFX_DMU_PROTREG_VM_OFF (16u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.VMEN */
#define IFX_DMU_PROTREG_VMEN_LEN (1u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.VMEN */
#define IFX_DMU_PROTREG_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.VMEN */
#define IFX_DMU_PROTREG_VMEN_OFF (19u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.PRS */
#define IFX_DMU_PROTREG_PRS_LEN (3u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.PRS */
#define IFX_DMU_PROTREG_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.PRS */
#define IFX_DMU_PROTREG_PRS_OFF (20u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.PRSEN */
#define IFX_DMU_PROTREG_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.PRSEN */
#define IFX_DMU_PROTREG_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.PRSEN */
#define IFX_DMU_PROTREG_PRSEN_OFF (23u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.TAGID */
#define IFX_DMU_PROTREG_TAGID_LEN (6u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.TAGID */
#define IFX_DMU_PROTREG_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.TAGID */
#define IFX_DMU_PROTREG_TAGID_OFF (24u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.ODEF */
#define IFX_DMU_PROTREG_ODEF_LEN (1u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.ODEF */
#define IFX_DMU_PROTREG_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.ODEF */
#define IFX_DMU_PROTREG_ODEF_OFF (30u)

/** \brief Length for Ifx_DMU_PROTREG_Bits.OWEN */
#define IFX_DMU_PROTREG_OWEN_LEN (1u)

/** \brief Mask for Ifx_DMU_PROTREG_Bits.OWEN */
#define IFX_DMU_PROTREG_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMU_PROTREG_Bits.OWEN */
#define IFX_DMU_PROTREG_OWEN_OFF (31u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN00 */
#define IFX_DMU_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN00 */
#define IFX_DMU_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN00 */
#define IFX_DMU_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN01 */
#define IFX_DMU_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN01 */
#define IFX_DMU_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN01 */
#define IFX_DMU_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN02 */
#define IFX_DMU_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN02 */
#define IFX_DMU_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN02 */
#define IFX_DMU_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN03 */
#define IFX_DMU_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN03 */
#define IFX_DMU_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN03 */
#define IFX_DMU_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN04 */
#define IFX_DMU_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN04 */
#define IFX_DMU_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN04 */
#define IFX_DMU_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN05 */
#define IFX_DMU_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN05 */
#define IFX_DMU_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN05 */
#define IFX_DMU_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN06 */
#define IFX_DMU_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN06 */
#define IFX_DMU_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN06 */
#define IFX_DMU_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN07 */
#define IFX_DMU_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN07 */
#define IFX_DMU_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN07 */
#define IFX_DMU_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN08 */
#define IFX_DMU_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN08 */
#define IFX_DMU_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN08 */
#define IFX_DMU_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN09 */
#define IFX_DMU_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN09 */
#define IFX_DMU_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN09 */
#define IFX_DMU_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN10 */
#define IFX_DMU_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN10 */
#define IFX_DMU_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN10 */
#define IFX_DMU_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN11 */
#define IFX_DMU_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN11 */
#define IFX_DMU_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN11 */
#define IFX_DMU_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN12 */
#define IFX_DMU_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN12 */
#define IFX_DMU_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN12 */
#define IFX_DMU_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN13 */
#define IFX_DMU_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN13 */
#define IFX_DMU_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN13 */
#define IFX_DMU_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN14 */
#define IFX_DMU_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN14 */
#define IFX_DMU_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN14 */
#define IFX_DMU_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN15 */
#define IFX_DMU_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN15 */
#define IFX_DMU_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN15 */
#define IFX_DMU_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN16 */
#define IFX_DMU_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN16 */
#define IFX_DMU_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN16 */
#define IFX_DMU_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN17 */
#define IFX_DMU_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN17 */
#define IFX_DMU_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN17 */
#define IFX_DMU_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN18 */
#define IFX_DMU_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN18 */
#define IFX_DMU_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN18 */
#define IFX_DMU_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN19 */
#define IFX_DMU_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN19 */
#define IFX_DMU_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN19 */
#define IFX_DMU_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN20 */
#define IFX_DMU_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN20 */
#define IFX_DMU_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN20 */
#define IFX_DMU_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN21 */
#define IFX_DMU_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN21 */
#define IFX_DMU_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN21 */
#define IFX_DMU_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN22 */
#define IFX_DMU_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN22 */
#define IFX_DMU_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN22 */
#define IFX_DMU_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN23 */
#define IFX_DMU_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN23 */
#define IFX_DMU_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN23 */
#define IFX_DMU_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN24 */
#define IFX_DMU_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN24 */
#define IFX_DMU_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN24 */
#define IFX_DMU_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN25 */
#define IFX_DMU_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN25 */
#define IFX_DMU_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN25 */
#define IFX_DMU_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN26 */
#define IFX_DMU_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN26 */
#define IFX_DMU_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN26 */
#define IFX_DMU_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN27 */
#define IFX_DMU_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN27 */
#define IFX_DMU_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN27 */
#define IFX_DMU_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN28 */
#define IFX_DMU_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN28 */
#define IFX_DMU_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN28 */
#define IFX_DMU_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN29 */
#define IFX_DMU_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN29 */
#define IFX_DMU_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN29 */
#define IFX_DMU_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN30 */
#define IFX_DMU_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN30 */
#define IFX_DMU_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN30 */
#define IFX_DMU_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_DMU_ACCEN_WRA_Bits.EN31 */
#define IFX_DMU_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRA_Bits.EN31 */
#define IFX_DMU_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRA_Bits.EN31 */
#define IFX_DMU_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_WRB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_WRB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_WRB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_WRB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_WRB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_WRB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_WRB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_WRB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_WRB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_WRB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_WRB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_WRB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_WRB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_WRB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_WRB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_WRB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_WRB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_WRB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_WRB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_WRB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_WRB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_WRB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_WRB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_WRB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_WRB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_WRB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_WRB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_WRB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_WRB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_WRB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_WRB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_WRB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_WRB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_WRB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_WRB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_WRB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_WRB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_WRB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_WRB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_WRB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_WRB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_WRB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_WRB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_WRB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_WRB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_WRB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_WRB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_WRB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_WRB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_WRB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_WRB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_WRB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_WRB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_WRB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_WRB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_WRB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_WRB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_WRB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_WRB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_WRB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_WRB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_WRB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_WRB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_WRB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_WRB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_WRB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_WRB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_WRB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_WRB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_WRB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_WRB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_WRB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_WRB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_WRB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_WRB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_WRB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_WRB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_WRB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_WRB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_WRB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_WRB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_WRB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_WRB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_WRB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_WRB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_WRB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_WRB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_WRB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_WRB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_WRB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_WRB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_WRB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_WRB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_WRB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_WRB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_WRB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_WRB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN00 */
#define IFX_DMU_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN00 */
#define IFX_DMU_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN00 */
#define IFX_DMU_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN01 */
#define IFX_DMU_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN01 */
#define IFX_DMU_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN01 */
#define IFX_DMU_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN02 */
#define IFX_DMU_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN02 */
#define IFX_DMU_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN02 */
#define IFX_DMU_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN03 */
#define IFX_DMU_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN03 */
#define IFX_DMU_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN03 */
#define IFX_DMU_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN04 */
#define IFX_DMU_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN04 */
#define IFX_DMU_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN04 */
#define IFX_DMU_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN05 */
#define IFX_DMU_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN05 */
#define IFX_DMU_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN05 */
#define IFX_DMU_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN06 */
#define IFX_DMU_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN06 */
#define IFX_DMU_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN06 */
#define IFX_DMU_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN07 */
#define IFX_DMU_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN07 */
#define IFX_DMU_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN07 */
#define IFX_DMU_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN08 */
#define IFX_DMU_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN08 */
#define IFX_DMU_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN08 */
#define IFX_DMU_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN09 */
#define IFX_DMU_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN09 */
#define IFX_DMU_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN09 */
#define IFX_DMU_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN10 */
#define IFX_DMU_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN10 */
#define IFX_DMU_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN10 */
#define IFX_DMU_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN11 */
#define IFX_DMU_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN11 */
#define IFX_DMU_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN11 */
#define IFX_DMU_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN12 */
#define IFX_DMU_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN12 */
#define IFX_DMU_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN12 */
#define IFX_DMU_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN13 */
#define IFX_DMU_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN13 */
#define IFX_DMU_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN13 */
#define IFX_DMU_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN14 */
#define IFX_DMU_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN14 */
#define IFX_DMU_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN14 */
#define IFX_DMU_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN15 */
#define IFX_DMU_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN15 */
#define IFX_DMU_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN15 */
#define IFX_DMU_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN16 */
#define IFX_DMU_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN16 */
#define IFX_DMU_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN16 */
#define IFX_DMU_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN17 */
#define IFX_DMU_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN17 */
#define IFX_DMU_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN17 */
#define IFX_DMU_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN18 */
#define IFX_DMU_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN18 */
#define IFX_DMU_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN18 */
#define IFX_DMU_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN19 */
#define IFX_DMU_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN19 */
#define IFX_DMU_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN19 */
#define IFX_DMU_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN20 */
#define IFX_DMU_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN20 */
#define IFX_DMU_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN20 */
#define IFX_DMU_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN21 */
#define IFX_DMU_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN21 */
#define IFX_DMU_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN21 */
#define IFX_DMU_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN22 */
#define IFX_DMU_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN22 */
#define IFX_DMU_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN22 */
#define IFX_DMU_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN23 */
#define IFX_DMU_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN23 */
#define IFX_DMU_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN23 */
#define IFX_DMU_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN24 */
#define IFX_DMU_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN24 */
#define IFX_DMU_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN24 */
#define IFX_DMU_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN25 */
#define IFX_DMU_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN25 */
#define IFX_DMU_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN25 */
#define IFX_DMU_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN26 */
#define IFX_DMU_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN26 */
#define IFX_DMU_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN26 */
#define IFX_DMU_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN27 */
#define IFX_DMU_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN27 */
#define IFX_DMU_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN27 */
#define IFX_DMU_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN28 */
#define IFX_DMU_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN28 */
#define IFX_DMU_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN28 */
#define IFX_DMU_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN29 */
#define IFX_DMU_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN29 */
#define IFX_DMU_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN29 */
#define IFX_DMU_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN30 */
#define IFX_DMU_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN30 */
#define IFX_DMU_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN30 */
#define IFX_DMU_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_DMU_ACCEN_RDA_Bits.EN31 */
#define IFX_DMU_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDA_Bits.EN31 */
#define IFX_DMU_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDA_Bits.EN31 */
#define IFX_DMU_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_RDB_SRI_EN32_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_RDB_SRI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN32 */
#define IFX_DMU_ACCEN_RDB_SRI_EN32_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_RDB_SRI_EN33_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_RDB_SRI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN33 */
#define IFX_DMU_ACCEN_RDB_SRI_EN33_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_RDB_SRI_EN34_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_RDB_SRI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN34 */
#define IFX_DMU_ACCEN_RDB_SRI_EN34_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_RDB_SRI_EN35_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_RDB_SRI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN35 */
#define IFX_DMU_ACCEN_RDB_SRI_EN35_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_RDB_SRI_EN36_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_RDB_SRI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN36 */
#define IFX_DMU_ACCEN_RDB_SRI_EN36_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_RDB_SRI_EN37_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_RDB_SRI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN37 */
#define IFX_DMU_ACCEN_RDB_SRI_EN37_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_RDB_SRI_EN38_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_RDB_SRI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN38 */
#define IFX_DMU_ACCEN_RDB_SRI_EN38_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_RDB_SRI_EN39_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_RDB_SRI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN39 */
#define IFX_DMU_ACCEN_RDB_SRI_EN39_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_RDB_SRI_EN40_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_RDB_SRI_EN40_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN40 */
#define IFX_DMU_ACCEN_RDB_SRI_EN40_OFF (8u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_RDB_SRI_EN41_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_RDB_SRI_EN41_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN41 */
#define IFX_DMU_ACCEN_RDB_SRI_EN41_OFF (9u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_RDB_SRI_EN42_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_RDB_SRI_EN42_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN42 */
#define IFX_DMU_ACCEN_RDB_SRI_EN42_OFF (10u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_RDB_SRI_EN43_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_RDB_SRI_EN43_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN43 */
#define IFX_DMU_ACCEN_RDB_SRI_EN43_OFF (11u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_RDB_SRI_EN44_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_RDB_SRI_EN44_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN44 */
#define IFX_DMU_ACCEN_RDB_SRI_EN44_OFF (12u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_RDB_SRI_EN45_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_RDB_SRI_EN45_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN45 */
#define IFX_DMU_ACCEN_RDB_SRI_EN45_OFF (13u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_RDB_SRI_EN46_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_RDB_SRI_EN46_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN46 */
#define IFX_DMU_ACCEN_RDB_SRI_EN46_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_RDB_SRI_EN47_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_RDB_SRI_EN47_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN47 */
#define IFX_DMU_ACCEN_RDB_SRI_EN47_OFF (15u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_RDB_SRI_EN48_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_RDB_SRI_EN48_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN48 */
#define IFX_DMU_ACCEN_RDB_SRI_EN48_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_RDB_SRI_EN49_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_RDB_SRI_EN49_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN49 */
#define IFX_DMU_ACCEN_RDB_SRI_EN49_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_RDB_SRI_EN50_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_RDB_SRI_EN50_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN50 */
#define IFX_DMU_ACCEN_RDB_SRI_EN50_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_RDB_SRI_EN51_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_RDB_SRI_EN51_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN51 */
#define IFX_DMU_ACCEN_RDB_SRI_EN51_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_RDB_SRI_EN52_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_RDB_SRI_EN52_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN52 */
#define IFX_DMU_ACCEN_RDB_SRI_EN52_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_RDB_SRI_EN53_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_RDB_SRI_EN53_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN53 */
#define IFX_DMU_ACCEN_RDB_SRI_EN53_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_RDB_SRI_EN54_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_RDB_SRI_EN54_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN54 */
#define IFX_DMU_ACCEN_RDB_SRI_EN54_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_RDB_SRI_EN55_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_RDB_SRI_EN55_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN55 */
#define IFX_DMU_ACCEN_RDB_SRI_EN55_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_RDB_SRI_EN56_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_RDB_SRI_EN56_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN56 */
#define IFX_DMU_ACCEN_RDB_SRI_EN56_OFF (24u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_RDB_SRI_EN57_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_RDB_SRI_EN57_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN57 */
#define IFX_DMU_ACCEN_RDB_SRI_EN57_OFF (25u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_RDB_SRI_EN58_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_RDB_SRI_EN58_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN58 */
#define IFX_DMU_ACCEN_RDB_SRI_EN58_OFF (26u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_RDB_SRI_EN59_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_RDB_SRI_EN59_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN59 */
#define IFX_DMU_ACCEN_RDB_SRI_EN59_OFF (27u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_RDB_SRI_EN60_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_RDB_SRI_EN60_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN60 */
#define IFX_DMU_ACCEN_RDB_SRI_EN60_OFF (28u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_RDB_SRI_EN61_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_RDB_SRI_EN61_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN61 */
#define IFX_DMU_ACCEN_RDB_SRI_EN61_OFF (29u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_RDB_SRI_EN62_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_RDB_SRI_EN62_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN62 */
#define IFX_DMU_ACCEN_RDB_SRI_EN62_OFF (30u)

/** \brief Length for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_RDB_SRI_EN63_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_RDB_SRI_EN63_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_RDB_SRI_Bits.EN63 */
#define IFX_DMU_ACCEN_RDB_SRI_EN63_OFF (31u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD00 */
#define IFX_DMU_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD00 */
#define IFX_DMU_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD00 */
#define IFX_DMU_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD01 */
#define IFX_DMU_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD01 */
#define IFX_DMU_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD01 */
#define IFX_DMU_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD02 */
#define IFX_DMU_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD02 */
#define IFX_DMU_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD02 */
#define IFX_DMU_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD03 */
#define IFX_DMU_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD03 */
#define IFX_DMU_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD03 */
#define IFX_DMU_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD04 */
#define IFX_DMU_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD04 */
#define IFX_DMU_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD04 */
#define IFX_DMU_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD05 */
#define IFX_DMU_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD05 */
#define IFX_DMU_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD05 */
#define IFX_DMU_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD06 */
#define IFX_DMU_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD06 */
#define IFX_DMU_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD06 */
#define IFX_DMU_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.RD07 */
#define IFX_DMU_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.RD07 */
#define IFX_DMU_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.RD07 */
#define IFX_DMU_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR00 */
#define IFX_DMU_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR00 */
#define IFX_DMU_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR00 */
#define IFX_DMU_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR01 */
#define IFX_DMU_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR01 */
#define IFX_DMU_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR01 */
#define IFX_DMU_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR02 */
#define IFX_DMU_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR02 */
#define IFX_DMU_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR02 */
#define IFX_DMU_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR03 */
#define IFX_DMU_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR03 */
#define IFX_DMU_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR03 */
#define IFX_DMU_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR04 */
#define IFX_DMU_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR04 */
#define IFX_DMU_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR04 */
#define IFX_DMU_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR05 */
#define IFX_DMU_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR05 */
#define IFX_DMU_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR05 */
#define IFX_DMU_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR06 */
#define IFX_DMU_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR06 */
#define IFX_DMU_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR06 */
#define IFX_DMU_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_VM_Bits.WR07 */
#define IFX_DMU_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_VM_Bits.WR07 */
#define IFX_DMU_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_VM_Bits.WR07 */
#define IFX_DMU_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD00 */
#define IFX_DMU_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD00 */
#define IFX_DMU_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD00 */
#define IFX_DMU_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD01 */
#define IFX_DMU_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD01 */
#define IFX_DMU_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD01 */
#define IFX_DMU_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD02 */
#define IFX_DMU_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD02 */
#define IFX_DMU_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD02 */
#define IFX_DMU_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD03 */
#define IFX_DMU_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD03 */
#define IFX_DMU_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD03 */
#define IFX_DMU_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD04 */
#define IFX_DMU_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD04 */
#define IFX_DMU_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD04 */
#define IFX_DMU_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD05 */
#define IFX_DMU_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD05 */
#define IFX_DMU_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD05 */
#define IFX_DMU_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD06 */
#define IFX_DMU_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD06 */
#define IFX_DMU_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD06 */
#define IFX_DMU_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.RD07 */
#define IFX_DMU_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.RD07 */
#define IFX_DMU_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.RD07 */
#define IFX_DMU_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR00 */
#define IFX_DMU_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR00 */
#define IFX_DMU_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR00 */
#define IFX_DMU_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR01 */
#define IFX_DMU_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR01 */
#define IFX_DMU_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR01 */
#define IFX_DMU_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR02 */
#define IFX_DMU_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR02 */
#define IFX_DMU_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR02 */
#define IFX_DMU_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR03 */
#define IFX_DMU_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR03 */
#define IFX_DMU_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR03 */
#define IFX_DMU_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR04 */
#define IFX_DMU_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR04 */
#define IFX_DMU_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR04 */
#define IFX_DMU_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR05 */
#define IFX_DMU_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR05 */
#define IFX_DMU_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR05 */
#define IFX_DMU_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR06 */
#define IFX_DMU_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR06 */
#define IFX_DMU_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR06 */
#define IFX_DMU_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_DMU_ACCEN_PRS_Bits.WR07 */
#define IFX_DMU_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_DMU_ACCEN_PRS_Bits.WR07 */
#define IFX_DMU_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DMU_ACCEN_PRS_Bits.WR07 */
#define IFX_DMU_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_DMU_ACCEN_PF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNLA_ADDR_LEN (14u)

/** \brief Mask for Ifx_DMU_ACCEN_PF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNLA_ADDR_MSK (0x3fffu)

/** \brief Offset for Ifx_DMU_ACCEN_PF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNLA_ADDR_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_PF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNUA_ADDR_LEN (14u)

/** \brief Mask for Ifx_DMU_ACCEN_PF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNUA_ADDR_MSK (0x3fffu)

/** \brief Offset for Ifx_DMU_ACCEN_PF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_PF_RGNUA_ADDR_OFF (14u)

/** \brief Length for Ifx_DMU_ACCEN_DF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNLA_ADDR_LEN (10u)

/** \brief Mask for Ifx_DMU_ACCEN_DF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNLA_ADDR_MSK (0x3ffu)

/** \brief Offset for Ifx_DMU_ACCEN_DF_RGNLA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNLA_ADDR_OFF (11u)

/** \brief Length for Ifx_DMU_ACCEN_DF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNUA_ADDR_LEN (10u)

/** \brief Mask for Ifx_DMU_ACCEN_DF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNUA_ADDR_MSK (0x3ffu)

/** \brief Offset for Ifx_DMU_ACCEN_DF_RGNUA_Bits.ADDR */
#define IFX_DMU_ACCEN_DF_RGNUA_ADDR_OFF (11u)

/** \brief Length for Ifx_DMU_PROT_APUBYPASS_Bits.BYPASS */
#define IFX_DMU_PROT_APUBYPASS_BYPASS_LEN (8u)

/** \brief Mask for Ifx_DMU_PROT_APUBYPASS_Bits.BYPASS */
#define IFX_DMU_PROT_APUBYPASS_BYPASS_MSK (0xffu)

/** \brief Offset for Ifx_DMU_PROT_APUBYPASS_Bits.BYPASS */
#define IFX_DMU_PROT_APUBYPASS_BYPASS_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDMU_BF_H */
