--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\chuong_trinh\ISE\cai\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 5 -n 3 -fastpaths -xml GIAIMA_24H_2IC.twx GIAIMA_24H_2IC.ncd -o
GIAIMA_24H_2IC.twr GIAIMA_24H_2IC.pcf -ucf GIAIMA_24H_2IC.ucf

Design file:              GIAIMA_24H_2IC.ncd
Physical constraint file: GIAIMA_24H_2IC.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED_N<0>       |    8.980|
SW<0>          |LED_N<1>       |    8.884|
SW<0>          |LED_N<2>       |    9.205|
SW<0>          |LED_N<3>       |    9.750|
SW<1>          |LED_N<0>       |    8.494|
SW<1>          |LED_N<1>       |    8.439|
SW<1>          |LED_N<2>       |    9.020|
SW<1>          |LED_N<3>       |    9.458|
SW<2>          |LED_N<4>       |    8.648|
SW<2>          |LED_N<5>       |    8.651|
SW<2>          |LED_N<6>       |    8.599|
SW<2>          |LED_N<7>       |    8.504|
SW<3>          |LED_N<4>       |    8.481|
SW<3>          |LED_N<5>       |    8.540|
SW<3>          |LED_N<6>       |    8.335|
SW<3>          |LED_N<7>       |    8.290|
---------------+---------------+---------+


Analysis completed Thu Sep 06 09:09:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



