// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/28/2022 22:54:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	clock,
	reset,
	imem_clock,
	dmem_clock,
	processor_clock,
	regfile_clock,
	address_imem,
	reg1,
	reg2,
	reg3,
	reg4,
	reg5,
	reg6,
	reg7,
	reg8,
	reg9,
	reg10,
	reg11,
	reg12,
	reg13,
	reg30,
	reg31);
input 	clock;
input 	reset;
output 	imem_clock;
output 	dmem_clock;
output 	processor_clock;
output 	regfile_clock;
output 	[11:0] address_imem;
output 	[31:0] reg1;
output 	[31:0] reg2;
output 	[31:0] reg3;
output 	[31:0] reg4;
output 	[31:0] reg5;
output 	[31:0] reg6;
output 	[31:0] reg7;
output 	[31:0] reg8;
output 	[31:0] reg9;
output 	[31:0] reg10;
output 	[31:0] reg11;
output 	[31:0] reg12;
output 	[31:0] reg13;
output 	[31:0] reg30;
output 	[31:0] reg31;

// Design Ports Information
// imem_clock	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dmem_clock	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// processor_clock	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regfile_clock	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[2]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[4]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[6]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[8]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[11]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[12]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[13]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[14]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[15]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[16]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[17]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[18]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[19]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[20]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[21]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[22]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[23]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[24]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[25]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[26]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[27]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[28]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[29]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[30]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[31]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[1]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[4]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[5]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[7]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[8]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[9]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[10]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[11]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[12]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[13]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[14]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[15]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[16]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[17]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[18]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[19]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[20]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[21]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[22]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[23]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[24]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[25]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[26]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[27]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[28]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[29]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[30]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[31]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[16]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[17]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[18]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[19]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[20]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[21]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[22]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[23]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[24]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[25]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[26]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[27]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[28]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[29]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[30]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[31]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[0]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[1]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[2]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[5]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[6]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[7]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[9]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[11]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[12]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[13]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[14]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[15]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[16]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[17]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[18]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[19]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[20]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[22]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[24]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[25]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[26]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[27]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[28]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[29]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[30]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[0]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[1]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[2]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[5]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[8]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[9]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[10]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[11]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[12]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[13]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[15]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[16]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[17]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[18]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[19]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[20]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[21]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[22]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[23]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[24]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[25]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[26]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[27]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[28]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[29]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[30]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[31]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[0]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[2]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[3]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[6]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[7]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[8]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[9]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[10]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[11]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[13]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[14]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[15]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[16]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[17]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[18]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[19]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[20]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[21]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[22]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[23]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[24]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[25]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[26]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[27]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[28]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[29]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[30]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[31]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[5]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[6]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[8]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[9]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[10]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[12]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[13]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[15]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[16]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[17]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[18]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[19]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[20]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[21]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[22]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[23]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[24]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[25]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[26]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[27]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[29]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[30]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[31]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[0]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[3]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[4]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[5]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[6]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[7]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[8]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[9]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[10]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[11]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[12]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[13]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[15]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[16]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[17]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[18]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[19]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[20]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[22]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[23]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[24]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[25]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[26]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[27]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[28]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[29]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[30]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg8[31]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[0]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[5]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[7]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[8]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[10]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[11]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[12]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[13]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[14]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[15]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[16]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[17]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[18]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[19]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[20]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[21]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[22]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[23]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[25]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[26]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[27]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[28]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[29]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[30]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg9[31]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[1]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[3]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[6]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[8]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[9]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[10]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[11]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[12]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[14]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[15]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[16]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[17]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[18]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[19]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[20]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[21]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[22]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[23]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[24]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[25]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[26]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[27]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[28]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[29]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[30]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg10[31]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[6]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[8]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[10]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[13]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[16]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[17]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[18]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[19]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[21]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[23]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[24]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[25]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[26]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[27]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[28]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[29]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[30]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg11[31]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[0]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[3]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[9]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[10]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[11]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[12]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[13]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[15]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[16]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[17]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[18]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[19]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[20]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[21]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[22]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[23]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[24]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[25]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[26]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[27]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[28]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[29]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[30]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg12[31]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[0]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[4]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[6]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[7]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[8]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[9]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[10]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[11]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[12]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[14]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[15]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[16]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[17]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[18]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[19]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[20]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[21]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[22]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[23]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[24]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[25]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[26]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[27]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[28]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[29]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[30]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg13[31]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[1]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[3]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[7]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[9]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[10]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[11]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[12]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[14]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[15]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[16]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[17]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[18]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[19]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[20]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[21]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[22]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[23]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[24]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[25]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[26]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[27]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[28]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[29]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[30]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg30[31]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[4]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[6]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[8]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[9]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[11]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[12]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[13]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[14]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[15]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[16]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[17]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[18]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[19]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[20]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[21]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[22]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[23]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[25]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[26]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[27]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[28]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg31[31]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processor_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \imem_clock~output_o ;
wire \dmem_clock~output_o ;
wire \processor_clock~output_o ;
wire \regfile_clock~output_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \reg1[0]~output_o ;
wire \reg1[1]~output_o ;
wire \reg1[2]~output_o ;
wire \reg1[3]~output_o ;
wire \reg1[4]~output_o ;
wire \reg1[5]~output_o ;
wire \reg1[6]~output_o ;
wire \reg1[7]~output_o ;
wire \reg1[8]~output_o ;
wire \reg1[9]~output_o ;
wire \reg1[10]~output_o ;
wire \reg1[11]~output_o ;
wire \reg1[12]~output_o ;
wire \reg1[13]~output_o ;
wire \reg1[14]~output_o ;
wire \reg1[15]~output_o ;
wire \reg1[16]~output_o ;
wire \reg1[17]~output_o ;
wire \reg1[18]~output_o ;
wire \reg1[19]~output_o ;
wire \reg1[20]~output_o ;
wire \reg1[21]~output_o ;
wire \reg1[22]~output_o ;
wire \reg1[23]~output_o ;
wire \reg1[24]~output_o ;
wire \reg1[25]~output_o ;
wire \reg1[26]~output_o ;
wire \reg1[27]~output_o ;
wire \reg1[28]~output_o ;
wire \reg1[29]~output_o ;
wire \reg1[30]~output_o ;
wire \reg1[31]~output_o ;
wire \reg2[0]~output_o ;
wire \reg2[1]~output_o ;
wire \reg2[2]~output_o ;
wire \reg2[3]~output_o ;
wire \reg2[4]~output_o ;
wire \reg2[5]~output_o ;
wire \reg2[6]~output_o ;
wire \reg2[7]~output_o ;
wire \reg2[8]~output_o ;
wire \reg2[9]~output_o ;
wire \reg2[10]~output_o ;
wire \reg2[11]~output_o ;
wire \reg2[12]~output_o ;
wire \reg2[13]~output_o ;
wire \reg2[14]~output_o ;
wire \reg2[15]~output_o ;
wire \reg2[16]~output_o ;
wire \reg2[17]~output_o ;
wire \reg2[18]~output_o ;
wire \reg2[19]~output_o ;
wire \reg2[20]~output_o ;
wire \reg2[21]~output_o ;
wire \reg2[22]~output_o ;
wire \reg2[23]~output_o ;
wire \reg2[24]~output_o ;
wire \reg2[25]~output_o ;
wire \reg2[26]~output_o ;
wire \reg2[27]~output_o ;
wire \reg2[28]~output_o ;
wire \reg2[29]~output_o ;
wire \reg2[30]~output_o ;
wire \reg2[31]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg3[16]~output_o ;
wire \reg3[17]~output_o ;
wire \reg3[18]~output_o ;
wire \reg3[19]~output_o ;
wire \reg3[20]~output_o ;
wire \reg3[21]~output_o ;
wire \reg3[22]~output_o ;
wire \reg3[23]~output_o ;
wire \reg3[24]~output_o ;
wire \reg3[25]~output_o ;
wire \reg3[26]~output_o ;
wire \reg3[27]~output_o ;
wire \reg3[28]~output_o ;
wire \reg3[29]~output_o ;
wire \reg3[30]~output_o ;
wire \reg3[31]~output_o ;
wire \reg4[0]~output_o ;
wire \reg4[1]~output_o ;
wire \reg4[2]~output_o ;
wire \reg4[3]~output_o ;
wire \reg4[4]~output_o ;
wire \reg4[5]~output_o ;
wire \reg4[6]~output_o ;
wire \reg4[7]~output_o ;
wire \reg4[8]~output_o ;
wire \reg4[9]~output_o ;
wire \reg4[10]~output_o ;
wire \reg4[11]~output_o ;
wire \reg4[12]~output_o ;
wire \reg4[13]~output_o ;
wire \reg4[14]~output_o ;
wire \reg4[15]~output_o ;
wire \reg4[16]~output_o ;
wire \reg4[17]~output_o ;
wire \reg4[18]~output_o ;
wire \reg4[19]~output_o ;
wire \reg4[20]~output_o ;
wire \reg4[21]~output_o ;
wire \reg4[22]~output_o ;
wire \reg4[23]~output_o ;
wire \reg4[24]~output_o ;
wire \reg4[25]~output_o ;
wire \reg4[26]~output_o ;
wire \reg4[27]~output_o ;
wire \reg4[28]~output_o ;
wire \reg4[29]~output_o ;
wire \reg4[30]~output_o ;
wire \reg4[31]~output_o ;
wire \reg5[0]~output_o ;
wire \reg5[1]~output_o ;
wire \reg5[2]~output_o ;
wire \reg5[3]~output_o ;
wire \reg5[4]~output_o ;
wire \reg5[5]~output_o ;
wire \reg5[6]~output_o ;
wire \reg5[7]~output_o ;
wire \reg5[8]~output_o ;
wire \reg5[9]~output_o ;
wire \reg5[10]~output_o ;
wire \reg5[11]~output_o ;
wire \reg5[12]~output_o ;
wire \reg5[13]~output_o ;
wire \reg5[14]~output_o ;
wire \reg5[15]~output_o ;
wire \reg5[16]~output_o ;
wire \reg5[17]~output_o ;
wire \reg5[18]~output_o ;
wire \reg5[19]~output_o ;
wire \reg5[20]~output_o ;
wire \reg5[21]~output_o ;
wire \reg5[22]~output_o ;
wire \reg5[23]~output_o ;
wire \reg5[24]~output_o ;
wire \reg5[25]~output_o ;
wire \reg5[26]~output_o ;
wire \reg5[27]~output_o ;
wire \reg5[28]~output_o ;
wire \reg5[29]~output_o ;
wire \reg5[30]~output_o ;
wire \reg5[31]~output_o ;
wire \reg6[0]~output_o ;
wire \reg6[1]~output_o ;
wire \reg6[2]~output_o ;
wire \reg6[3]~output_o ;
wire \reg6[4]~output_o ;
wire \reg6[5]~output_o ;
wire \reg6[6]~output_o ;
wire \reg6[7]~output_o ;
wire \reg6[8]~output_o ;
wire \reg6[9]~output_o ;
wire \reg6[10]~output_o ;
wire \reg6[11]~output_o ;
wire \reg6[12]~output_o ;
wire \reg6[13]~output_o ;
wire \reg6[14]~output_o ;
wire \reg6[15]~output_o ;
wire \reg6[16]~output_o ;
wire \reg6[17]~output_o ;
wire \reg6[18]~output_o ;
wire \reg6[19]~output_o ;
wire \reg6[20]~output_o ;
wire \reg6[21]~output_o ;
wire \reg6[22]~output_o ;
wire \reg6[23]~output_o ;
wire \reg6[24]~output_o ;
wire \reg6[25]~output_o ;
wire \reg6[26]~output_o ;
wire \reg6[27]~output_o ;
wire \reg6[28]~output_o ;
wire \reg6[29]~output_o ;
wire \reg6[30]~output_o ;
wire \reg6[31]~output_o ;
wire \reg7[0]~output_o ;
wire \reg7[1]~output_o ;
wire \reg7[2]~output_o ;
wire \reg7[3]~output_o ;
wire \reg7[4]~output_o ;
wire \reg7[5]~output_o ;
wire \reg7[6]~output_o ;
wire \reg7[7]~output_o ;
wire \reg7[8]~output_o ;
wire \reg7[9]~output_o ;
wire \reg7[10]~output_o ;
wire \reg7[11]~output_o ;
wire \reg7[12]~output_o ;
wire \reg7[13]~output_o ;
wire \reg7[14]~output_o ;
wire \reg7[15]~output_o ;
wire \reg7[16]~output_o ;
wire \reg7[17]~output_o ;
wire \reg7[18]~output_o ;
wire \reg7[19]~output_o ;
wire \reg7[20]~output_o ;
wire \reg7[21]~output_o ;
wire \reg7[22]~output_o ;
wire \reg7[23]~output_o ;
wire \reg7[24]~output_o ;
wire \reg7[25]~output_o ;
wire \reg7[26]~output_o ;
wire \reg7[27]~output_o ;
wire \reg7[28]~output_o ;
wire \reg7[29]~output_o ;
wire \reg7[30]~output_o ;
wire \reg7[31]~output_o ;
wire \reg8[0]~output_o ;
wire \reg8[1]~output_o ;
wire \reg8[2]~output_o ;
wire \reg8[3]~output_o ;
wire \reg8[4]~output_o ;
wire \reg8[5]~output_o ;
wire \reg8[6]~output_o ;
wire \reg8[7]~output_o ;
wire \reg8[8]~output_o ;
wire \reg8[9]~output_o ;
wire \reg8[10]~output_o ;
wire \reg8[11]~output_o ;
wire \reg8[12]~output_o ;
wire \reg8[13]~output_o ;
wire \reg8[14]~output_o ;
wire \reg8[15]~output_o ;
wire \reg8[16]~output_o ;
wire \reg8[17]~output_o ;
wire \reg8[18]~output_o ;
wire \reg8[19]~output_o ;
wire \reg8[20]~output_o ;
wire \reg8[21]~output_o ;
wire \reg8[22]~output_o ;
wire \reg8[23]~output_o ;
wire \reg8[24]~output_o ;
wire \reg8[25]~output_o ;
wire \reg8[26]~output_o ;
wire \reg8[27]~output_o ;
wire \reg8[28]~output_o ;
wire \reg8[29]~output_o ;
wire \reg8[30]~output_o ;
wire \reg8[31]~output_o ;
wire \reg9[0]~output_o ;
wire \reg9[1]~output_o ;
wire \reg9[2]~output_o ;
wire \reg9[3]~output_o ;
wire \reg9[4]~output_o ;
wire \reg9[5]~output_o ;
wire \reg9[6]~output_o ;
wire \reg9[7]~output_o ;
wire \reg9[8]~output_o ;
wire \reg9[9]~output_o ;
wire \reg9[10]~output_o ;
wire \reg9[11]~output_o ;
wire \reg9[12]~output_o ;
wire \reg9[13]~output_o ;
wire \reg9[14]~output_o ;
wire \reg9[15]~output_o ;
wire \reg9[16]~output_o ;
wire \reg9[17]~output_o ;
wire \reg9[18]~output_o ;
wire \reg9[19]~output_o ;
wire \reg9[20]~output_o ;
wire \reg9[21]~output_o ;
wire \reg9[22]~output_o ;
wire \reg9[23]~output_o ;
wire \reg9[24]~output_o ;
wire \reg9[25]~output_o ;
wire \reg9[26]~output_o ;
wire \reg9[27]~output_o ;
wire \reg9[28]~output_o ;
wire \reg9[29]~output_o ;
wire \reg9[30]~output_o ;
wire \reg9[31]~output_o ;
wire \reg10[0]~output_o ;
wire \reg10[1]~output_o ;
wire \reg10[2]~output_o ;
wire \reg10[3]~output_o ;
wire \reg10[4]~output_o ;
wire \reg10[5]~output_o ;
wire \reg10[6]~output_o ;
wire \reg10[7]~output_o ;
wire \reg10[8]~output_o ;
wire \reg10[9]~output_o ;
wire \reg10[10]~output_o ;
wire \reg10[11]~output_o ;
wire \reg10[12]~output_o ;
wire \reg10[13]~output_o ;
wire \reg10[14]~output_o ;
wire \reg10[15]~output_o ;
wire \reg10[16]~output_o ;
wire \reg10[17]~output_o ;
wire \reg10[18]~output_o ;
wire \reg10[19]~output_o ;
wire \reg10[20]~output_o ;
wire \reg10[21]~output_o ;
wire \reg10[22]~output_o ;
wire \reg10[23]~output_o ;
wire \reg10[24]~output_o ;
wire \reg10[25]~output_o ;
wire \reg10[26]~output_o ;
wire \reg10[27]~output_o ;
wire \reg10[28]~output_o ;
wire \reg10[29]~output_o ;
wire \reg10[30]~output_o ;
wire \reg10[31]~output_o ;
wire \reg11[0]~output_o ;
wire \reg11[1]~output_o ;
wire \reg11[2]~output_o ;
wire \reg11[3]~output_o ;
wire \reg11[4]~output_o ;
wire \reg11[5]~output_o ;
wire \reg11[6]~output_o ;
wire \reg11[7]~output_o ;
wire \reg11[8]~output_o ;
wire \reg11[9]~output_o ;
wire \reg11[10]~output_o ;
wire \reg11[11]~output_o ;
wire \reg11[12]~output_o ;
wire \reg11[13]~output_o ;
wire \reg11[14]~output_o ;
wire \reg11[15]~output_o ;
wire \reg11[16]~output_o ;
wire \reg11[17]~output_o ;
wire \reg11[18]~output_o ;
wire \reg11[19]~output_o ;
wire \reg11[20]~output_o ;
wire \reg11[21]~output_o ;
wire \reg11[22]~output_o ;
wire \reg11[23]~output_o ;
wire \reg11[24]~output_o ;
wire \reg11[25]~output_o ;
wire \reg11[26]~output_o ;
wire \reg11[27]~output_o ;
wire \reg11[28]~output_o ;
wire \reg11[29]~output_o ;
wire \reg11[30]~output_o ;
wire \reg11[31]~output_o ;
wire \reg12[0]~output_o ;
wire \reg12[1]~output_o ;
wire \reg12[2]~output_o ;
wire \reg12[3]~output_o ;
wire \reg12[4]~output_o ;
wire \reg12[5]~output_o ;
wire \reg12[6]~output_o ;
wire \reg12[7]~output_o ;
wire \reg12[8]~output_o ;
wire \reg12[9]~output_o ;
wire \reg12[10]~output_o ;
wire \reg12[11]~output_o ;
wire \reg12[12]~output_o ;
wire \reg12[13]~output_o ;
wire \reg12[14]~output_o ;
wire \reg12[15]~output_o ;
wire \reg12[16]~output_o ;
wire \reg12[17]~output_o ;
wire \reg12[18]~output_o ;
wire \reg12[19]~output_o ;
wire \reg12[20]~output_o ;
wire \reg12[21]~output_o ;
wire \reg12[22]~output_o ;
wire \reg12[23]~output_o ;
wire \reg12[24]~output_o ;
wire \reg12[25]~output_o ;
wire \reg12[26]~output_o ;
wire \reg12[27]~output_o ;
wire \reg12[28]~output_o ;
wire \reg12[29]~output_o ;
wire \reg12[30]~output_o ;
wire \reg12[31]~output_o ;
wire \reg13[0]~output_o ;
wire \reg13[1]~output_o ;
wire \reg13[2]~output_o ;
wire \reg13[3]~output_o ;
wire \reg13[4]~output_o ;
wire \reg13[5]~output_o ;
wire \reg13[6]~output_o ;
wire \reg13[7]~output_o ;
wire \reg13[8]~output_o ;
wire \reg13[9]~output_o ;
wire \reg13[10]~output_o ;
wire \reg13[11]~output_o ;
wire \reg13[12]~output_o ;
wire \reg13[13]~output_o ;
wire \reg13[14]~output_o ;
wire \reg13[15]~output_o ;
wire \reg13[16]~output_o ;
wire \reg13[17]~output_o ;
wire \reg13[18]~output_o ;
wire \reg13[19]~output_o ;
wire \reg13[20]~output_o ;
wire \reg13[21]~output_o ;
wire \reg13[22]~output_o ;
wire \reg13[23]~output_o ;
wire \reg13[24]~output_o ;
wire \reg13[25]~output_o ;
wire \reg13[26]~output_o ;
wire \reg13[27]~output_o ;
wire \reg13[28]~output_o ;
wire \reg13[29]~output_o ;
wire \reg13[30]~output_o ;
wire \reg13[31]~output_o ;
wire \reg30[0]~output_o ;
wire \reg30[1]~output_o ;
wire \reg30[2]~output_o ;
wire \reg30[3]~output_o ;
wire \reg30[4]~output_o ;
wire \reg30[5]~output_o ;
wire \reg30[6]~output_o ;
wire \reg30[7]~output_o ;
wire \reg30[8]~output_o ;
wire \reg30[9]~output_o ;
wire \reg30[10]~output_o ;
wire \reg30[11]~output_o ;
wire \reg30[12]~output_o ;
wire \reg30[13]~output_o ;
wire \reg30[14]~output_o ;
wire \reg30[15]~output_o ;
wire \reg30[16]~output_o ;
wire \reg30[17]~output_o ;
wire \reg30[18]~output_o ;
wire \reg30[19]~output_o ;
wire \reg30[20]~output_o ;
wire \reg30[21]~output_o ;
wire \reg30[22]~output_o ;
wire \reg30[23]~output_o ;
wire \reg30[24]~output_o ;
wire \reg30[25]~output_o ;
wire \reg30[26]~output_o ;
wire \reg30[27]~output_o ;
wire \reg30[28]~output_o ;
wire \reg30[29]~output_o ;
wire \reg30[30]~output_o ;
wire \reg30[31]~output_o ;
wire \reg31[0]~output_o ;
wire \reg31[1]~output_o ;
wire \reg31[2]~output_o ;
wire \reg31[3]~output_o ;
wire \reg31[4]~output_o ;
wire \reg31[5]~output_o ;
wire \reg31[6]~output_o ;
wire \reg31[7]~output_o ;
wire \reg31[8]~output_o ;
wire \reg31[9]~output_o ;
wire \reg31[10]~output_o ;
wire \reg31[11]~output_o ;
wire \reg31[12]~output_o ;
wire \reg31[13]~output_o ;
wire \reg31[14]~output_o ;
wire \reg31[15]~output_o ;
wire \reg31[16]~output_o ;
wire \reg31[17]~output_o ;
wire \reg31[18]~output_o ;
wire \reg31[19]~output_o ;
wire \reg31[20]~output_o ;
wire \reg31[21]~output_o ;
wire \reg31[22]~output_o ;
wire \reg31[23]~output_o ;
wire \reg31[24]~output_o ;
wire \reg31[25]~output_o ;
wire \reg31[26]~output_o ;
wire \reg31[27]~output_o ;
wire \reg31[28]~output_o ;
wire \reg31[29]~output_o ;
wire \reg31[30]~output_o ;
wire \reg31[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \clock_div_4|r_reg[0]~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \clock_div_4|clk_track~0_combout ;
wire \clock_div_4|clk_track~feeder_combout ;
wire \clock_div_4|clk_track~q ;
wire \clock_div_4|clk_track~clkctrl_outclk ;
wire \my_processor|getNPC|Add0~1 ;
wire \my_processor|getNPC|Add0~3 ;
wire \my_processor|getNPC|Add0~5 ;
wire \my_processor|getNPC|Add0~6_combout ;
wire \my_processor|getNPC|Add0~7 ;
wire \my_processor|getNPC|Add0~9 ;
wire \my_processor|getNPC|Add0~11 ;
wire \my_processor|getNPC|Add0~13 ;
wire \my_processor|getNPC|Add0~15 ;
wire \my_processor|getNPC|Add0~17 ;
wire \my_processor|getNPC|Add0~18_combout ;
wire \my_processor|checker|isJr~4_combout ;
wire \my_processor|checker|isAddi~combout ;
wire \my_processor|checker|isLw~0_combout ;
wire \my_processor|checker|isJ~0_combout ;
wire \my_processor|checker|isALU~0_combout ;
wire \my_processor|checker|isALU~1_combout ;
wire \my_processor|checker|isLw~combout ;
wire \my_processor|checker|isWriteReg~0_combout ;
wire \my_processor|data_writeReg[31]~323_combout ;
wire \my_processor|data_writeReg[31]~324_combout ;
wire \my_processor|checker|isB~0_combout ;
wire \my_processor|checker|isJr~5_combout ;
wire \my_processor|aulOper[1]~0_combout ;
wire \my_processor|aulOper[1]~1_combout ;
wire \my_processor|ALUOper|Selector0~0_combout ;
wire \my_processor|aulOper[1]~3_combout ;
wire \my_processor|aulOper[0]~2_combout ;
wire \my_processor|checker|isJal~0_combout ;
wire \my_processor|checker|isB~1_combout ;
wire \my_processor|checker|isI~0_combout ;
wire \my_processor|checker|isBI~combout ;
wire \my_regfile|data_readRegB[31]~6_combout ;
wire \my_processor|getNPC|Add0~4_combout ;
wire \my_processor|checker|isWriteReg~1_combout ;
wire \my_processor|data_writeReg[3]~326_combout ;
wire \my_processor|data_writeReg[2]~70_combout ;
wire \my_processor|data_writeReg[3]~69_combout ;
wire \my_processor|data[2]~48_combout ;
wire \my_processor|data_writeReg[0]~28_combout ;
wire \my_processor|getNPC|Add0~0_combout ;
wire \my_processor|data_writeReg[0]~29_combout ;
wire \my_processor|dataB[31]~0_combout ;
wire \my_processor|data_writeReg[27]~296_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder_combout ;
wire \my_processor|ctrl_writeReg[4]~0_combout ;
wire \my_processor|ctrl_writeReg[0]~1_combout ;
wire \my_regfile|bcw|bitcheck[16]~23_combout ;
wire \my_regfile|bcw|bitcheck[20]~10_combout ;
wire \my_processor|ctrl_writeReg[0]~2_combout ;
wire \my_processor|ctrl_writeReg[3]~3_combout ;
wire \my_regfile|bcw|bitcheck[21]~40_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[1]~4_combout ;
wire \my_regfile|bcw|bitcheck[5]~12_combout ;
wire \my_regfile|data_readRegB[31]~9_combout ;
wire \my_regfile|data_readRegB[30]~48_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[13]~21_combout ;
wire \my_regfile|bcw|bitcheck[29]~41_combout ;
wire \my_regfile|data_readRegB[30]~49_combout ;
wire \my_processor|ctrl_readRegB[0]~0_combout ;
wire \my_processor|ctrl_readRegB[0]~1_combout ;
wire \my_regfile|data_readRegB[31]~651_combout ;
wire \my_processor|ctrl_readRegB[1]~4_combout ;
wire \my_processor|ctrl_readRegB[2]~2_combout ;
wire \my_processor|ctrl_readRegB[2]~3_combout ;
wire \my_regfile|data_readRegB[31]~16_combout ;
wire \my_regfile|data_readRegB[31]~19_combout ;
wire \my_regfile|data_readRegB[31]~20_combout ;
wire \my_regfile|data_readRegB[31]~24_combout ;
wire \my_regfile|bcw|bitcheck[16]~5_combout ;
wire \my_regfile|bcw|bitcheck[16]~37_combout ;
wire \my_regfile|data_readRegB[31]~652_combout ;
wire \my_regfile|data_readRegB[31]~653_combout ;
wire \my_regfile|bcw|bitcheck[12]~20_combout ;
wire \my_regfile|bcw|bitcheck[28]~39_combout ;
wire \my_regfile|bcw|bitcheck[20]~38_combout ;
wire \my_regfile|bcw|bitcheck[4]~11_combout ;
wire \my_regfile|data_readRegB[30]~43_combout ;
wire \my_regfile|data_readRegB[30]~44_combout ;
wire \my_regfile|data_readRegB[30]~45_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[24]~15_combout ;
wire \my_processor|ctrl_writeReg[1]~4_combout ;
wire \my_regfile|bcw|bitcheck[24]~36_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[8]~16_combout ;
wire \my_regfile|data_readRegB[31]~21_combout ;
wire \my_regfile|data_readRegB[30]~46_combout ;
wire \my_regfile|bcw|bitcheck[14]~22_combout ;
wire \my_regfile|bcw|bitcheck[15]~31_combout ;
wire \my_regfile|bcw|bitcheck[14]~30_combout ;
wire \my_regfile|bcw|bitcheck[10]~18_combout ;
wire \my_regfile|bcw|bitcheck[11]~19_combout ;
wire \my_regfile|data_readRegB[30]~33_combout ;
wire \my_regfile|data_readRegB[30]~34_combout ;
wire \my_regfile|bcw|bitcheck[22]~13_combout ;
wire \my_regfile|bcw|bitcheck[7]~14_combout ;
wire \my_regfile|bcw|bitcheck[2]~7_combout ;
wire \my_regfile|bcw|bitcheck[6]~43_combout ;
wire \my_regfile|bcw|bitcheck[2]~42_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[18]~8_combout ;
wire \my_regfile|bcw|bitcheck[3]~9_combout ;
wire \my_regfile|data_readRegB[30]~37_combout ;
wire \my_regfile|data_readRegB[30]~38_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[19]~26_combout ;
wire \my_regfile|bcw|bitcheck[23]~29_combout ;
wire \my_regfile|bcw|bitcheck[18]~28_combout ;
wire \my_regfile|data_readRegB[30]~35_combout ;
wire \my_regfile|data_readRegB[30]~36_combout ;
wire \my_regfile|data_readRegB[30]~39_combout ;
wire \my_regfile|bcw|bitcheck[31]~25_combout ;
wire \my_regfile|bcw|bitcheck[27]~32_combout ;
wire \my_regfile|bcw|bitcheck[26]~33_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[30]~24_combout ;
wire \my_regfile|data_readRegB[30]~40_combout ;
wire \my_regfile|data_readRegB[30]~41_combout ;
wire \my_regfile|data_readRegB[30]~42_combout ;
wire \my_regfile|data_readRegB[30]~47_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ;
wire \my_regfile|bcw|bitcheck[25]~35_combout ;
wire \my_regfile|bcw|bitcheck[17]~34_combout ;
wire \my_regfile|bcw|bitcheck[1]~6_combout ;
wire \my_regfile|bcw|bitcheck[9]~17_combout ;
wire \my_regfile|data_readRegB[30]~31_combout ;
wire \my_regfile|data_readRegB[30]~32_combout ;
wire \my_regfile|data_readRegB[30]~50_combout ;
wire \my_processor|dataB[30]~1_combout ;
wire \my_processor|data_writeReg[29]~333_combout ;
wire \my_processor|aulOper[2]~4_combout ;
wire \my_processor|data_writeReg[3]~64_combout ;
wire \my_processor|ALUOper|Decoder0~0_combout ;
wire \my_processor|data_writeReg[3]~79_combout ;
wire \my_regfile|bca|bitcheck[8]~39_combout ;
wire \my_regfile|bca|bitcheck[8]~40_combout ;
wire \my_processor|ctrl_readRegA[2]~1_combout ;
wire \my_processor|ctrl_readRegA[2]~2_combout ;
wire \my_regfile|bca|bitcheck[8]~69_combout ;
wire \my_regfile|bca|bitcheck[1]~33_combout ;
wire \my_regfile|bca|bitcheck[1]~34_combout ;
wire \my_regfile|bca|bitcheck[5]~70_combout ;
wire \my_regfile|data_readRegA[29]~123_combout ;
wire \my_processor|ctrl_readRegA[3]~8_combout ;
wire \my_regfile|bca|bitcheck[4]~68_combout ;
wire \my_regfile|data_readRegA[29]~122_combout ;
wire \my_regfile|bca|bitcheck[3]~31_combout ;
wire \my_regfile|data_readRegA[29]~782_combout ;
wire \my_regfile|bca|bitcheck[1]~36_combout ;
wire \my_regfile|bca|bitcheck[0]~32_combout ;
wire \my_regfile|data_readRegA[29]~120_combout ;
wire \my_processor|ctrl_readRegA[3]~4_combout ;
wire \my_processor|ctrl_readRegA[3]~5_combout ;
wire \my_regfile|bca|bitcheck[7]~29_combout ;
wire \my_regfile|data_readRegA[29]~118_combout ;
wire \my_processor|ctrl_readRegA[4]~6_combout ;
wire \my_processor|ctrl_readRegA[4]~7_combout ;
wire \my_regfile|bca|bitcheck[15]~30_combout ;
wire \my_regfile|data_readRegA[29]~119_combout ;
wire \my_regfile|data_readRegA[29]~121_combout ;
wire \my_regfile|bca|bitcheck[10]~71_combout ;
wire \my_regfile|data_readRegA[29]~124_combout ;
wire \my_regfile|bca|bitcheck[17]~74_combout ;
wire \my_regfile|bca|bitcheck[18]~45_combout ;
wire \my_regfile|data_readRegA[29]~127_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder_combout ;
wire \my_regfile|bca|bitcheck[13]~44_combout ;
wire \my_regfile|bca|bitcheck[17]~43_combout ;
wire \my_regfile|bca|bitcheck[16]~73_combout ;
wire \my_regfile|data_readRegA[29]~126_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder_combout ;
wire \my_regfile|bca|bitcheck[12]~72_combout ;
wire \my_regfile|bca|bitcheck[11]~42_combout ;
wire \my_regfile|data_readRegA[29]~125_combout ;
wire \my_regfile|data_readRegA[29]~128_combout ;
wire \my_regfile|data_readRegA[29]~129_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder_combout ;
wire \my_regfile|bca|bitcheck[24]~51_combout ;
wire \my_regfile|bca|bitcheck[24]~52_combout ;
wire \my_regfile|data_readRegA[29]~133_combout ;
wire \my_regfile|bca|bitcheck[25]~58_combout ;
wire \my_regfile|bca|bitcheck[25]~76_combout ;
wire \my_regfile|bca|bitcheck[19]~55_combout ;
wire \my_regfile|bca|bitcheck[19]~54_combout ;
wire \my_regfile|bca|bitcheck[19]~56_combout ;
wire \my_regfile|bca|bitcheck[26]~57_combout ;
wire \my_regfile|data_readRegA[29]~134_combout ;
wire \my_regfile|bca|bitcheck[29]~66_combout ;
wire \my_regfile|bca|bitcheck[29]~67_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder_combout ;
wire \my_regfile|bca|bitcheck[30]~61_combout ;
wire \my_regfile|bca|bitcheck[30]~62_combout ;
wire \my_regfile|bca|bitcheck[30]~63_combout ;
wire \my_regfile|bca|bitcheck[31]~64_combout ;
wire \my_regfile|bca|bitcheck[31]~65_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegA[29]~136_combout ;
wire \my_regfile|bca|bitcheck[23]~53_combout ;
wire \my_regfile|bca|bitcheck[27]~60_combout ;
wire \my_regfile|bca|bitcheck[21]~46_combout ;
wire \my_regfile|bca|bitcheck[28]~59_combout ;
wire \my_regfile|data_readRegA[29]~135_combout ;
wire \my_regfile|data_readRegA[29]~137_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegA[29]~131_combout ;
wire \my_regfile|bca|bitcheck[7]~49_combout ;
wire \my_regfile|bca|bitcheck[22]~50_combout ;
wire \my_regfile|bcw|bitcheck[22]~27_combout ;
wire \my_regfile|bca|bitcheck[19]~48_combout ;
wire \my_regfile|bca|bitcheck[20]~47_combout ;
wire \my_regfile|data_readRegA[29]~130_combout ;
wire \my_regfile|data_readRegA[29]~132_combout ;
wire \my_regfile|data_readRegA[29]~138_combout ;
wire \my_regfile|data_readRegA[29]~139_combout ;
wire \my_processor|dataA[29]~2_combout ;
wire \my_processor|data_writeReg[26]~295_combout ;
wire \my_processor|data_writeReg[3]~63_combout ;
wire \my_processor|data_writeReg[3]~65_combout ;
wire \my_regfile|data_readRegB[26]~111_combout ;
wire \my_regfile|data_readRegB[26]~112_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~128_combout ;
wire \my_regfile|data_readRegB[26]~129_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~120_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~121_combout ;
wire \my_regfile|data_readRegB[26]~113_combout ;
wire \my_regfile|data_readRegB[26]~114_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~115_combout ;
wire \my_regfile|data_readRegB[26]~116_combout ;
wire \my_regfile|data_readRegB[26]~117_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~118_combout ;
wire \my_regfile|data_readRegB[26]~119_combout ;
wire \my_regfile|data_readRegB[26]~122_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegB[26]~123_combout ;
wire \my_regfile|data_readRegB[26]~124_combout ;
wire \my_regfile|data_readRegB[26]~125_combout ;
wire \my_regfile|data_readRegB[26]~126_combout ;
wire \my_regfile|data_readRegB[26]~127_combout ;
wire \my_regfile|data_readRegB[26]~130_combout ;
wire \my_processor|dataB[26]~5_combout ;
wire \my_processor|data_writeReg[3]~66_combout ;
wire \my_processor|dataA[26]~5_combout ;
wire \my_processor|data_writeReg[26]~293_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~218_combout ;
wire \my_regfile|bca|bitcheck[21]~77_combout ;
wire \my_regfile|data_readRegA[25]~219_combout ;
wire \my_regfile|data_readRegA[25]~220_combout ;
wire \my_regfile|data_readRegA[25]~221_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~222_combout ;
wire \my_regfile|data_readRegA[25]~223_combout ;
wire \my_regfile|data_readRegA[25]~224_combout ;
wire \my_regfile|data_readRegA[25]~225_combout ;
wire \my_regfile|data_readRegA[25]~226_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~786_combout ;
wire \my_regfile|data_readRegA[25]~207_combout ;
wire \my_regfile|data_readRegA[25]~208_combout ;
wire \my_regfile|data_readRegA[25]~206_combout ;
wire \my_regfile|data_readRegA[25]~209_combout ;
wire \my_regfile|data_readRegA[25]~211_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~210_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~213_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~212_combout ;
wire \my_regfile|data_readRegA[25]~215_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegA[25]~214_combout ;
wire \my_regfile|data_readRegA[25]~216_combout ;
wire \my_regfile|data_readRegA[25]~217_combout ;
wire \my_regfile|data_readRegA[25]~227_combout ;
wire \my_processor|data_writeReg[24]~281_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~151_combout ;
wire \my_regfile|data_readRegB[24]~152_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~168_combout ;
wire \my_regfile|data_readRegB[24]~169_combout ;
wire \my_regfile|data_readRegB[24]~160_combout ;
wire \my_regfile|data_readRegB[24]~161_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~155_combout ;
wire \my_regfile|data_readRegB[24]~156_combout ;
wire \my_regfile|data_readRegB[24]~157_combout ;
wire \my_regfile|data_readRegB[24]~158_combout ;
wire \my_regfile|data_readRegB[24]~159_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~153_combout ;
wire \my_regfile|data_readRegB[24]~154_combout ;
wire \my_regfile|data_readRegB[24]~162_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegB[24]~163_combout ;
wire \my_regfile|data_readRegB[24]~164_combout ;
wire \my_regfile|data_readRegB[24]~165_combout ;
wire \my_regfile|data_readRegB[24]~166_combout ;
wire \my_regfile|data_readRegB[24]~167_combout ;
wire \my_regfile|data_readRegB[24]~170_combout ;
wire \my_processor|dataA[24]~7_combout ;
wire \my_processor|dataB[24]~7_combout ;
wire \my_processor|data_writeReg[24]~279_combout ;
wire \my_regfile|data_readRegA[22]~287_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegA[22]~288_combout ;
wire \my_regfile|data_readRegA[22]~285_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegA[22]~284_combout ;
wire \my_regfile|data_readRegA[22]~286_combout ;
wire \my_regfile|data_readRegA[22]~289_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegA[22]~290_combout ;
wire \my_regfile|data_readRegA[22]~291_combout ;
wire \my_regfile|data_readRegA[22]~292_combout ;
wire \my_regfile|data_readRegA[22]~293_combout ;
wire \my_processor|npcRes[22]~155_combout ;
wire \my_processor|checker|isJI~0_combout ;
wire \my_processor|checker|isJI~combout ;
wire \my_processor|checker|isBlt~0_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegB[28]~88_combout ;
wire \my_regfile|data_readRegB[28]~89_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegB[28]~71_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegB[28]~72_combout ;
wire \my_regfile|data_readRegB[28]~73_combout ;
wire \my_regfile|data_readRegB[28]~74_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegB[28]~80_combout ;
wire \my_regfile|data_readRegB[28]~81_combout ;
wire \my_regfile|data_readRegB[28]~75_combout ;
wire \my_regfile|data_readRegB[28]~76_combout ;
wire \my_regfile|data_readRegB[28]~77_combout ;
wire \my_regfile|data_readRegB[28]~78_combout ;
wire \my_regfile|data_readRegB[28]~79_combout ;
wire \my_regfile|data_readRegB[28]~82_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ;
wire \my_regfile|data_readRegB[28]~83_combout ;
wire \my_regfile|data_readRegB[28]~84_combout ;
wire \my_regfile|data_readRegB[28]~85_combout ;
wire \my_regfile|data_readRegB[28]~86_combout ;
wire \my_regfile|data_readRegB[28]~87_combout ;
wire \my_regfile|data_readRegB[28]~90_combout ;
wire \my_processor|dataB[28]~3_combout ;
wire \my_processor|ALUOper|Selector31~0_combout ;
wire \my_processor|data_writeReg[30]~30_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~179_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~180_combout ;
wire \my_regfile|data_readRegA[27]~181_combout ;
wire \my_regfile|data_readRegA[27]~178_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~175_combout ;
wire \my_regfile|data_readRegA[27]~174_combout ;
wire \my_regfile|data_readRegA[27]~176_combout ;
wire \my_regfile|data_readRegA[27]~177_combout ;
wire \my_regfile|data_readRegA[27]~182_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~166_combout ;
wire \my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~167_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~162_combout ;
wire \my_regfile|data_readRegA[27]~784_combout ;
wire \my_regfile|data_readRegA[27]~164_combout ;
wire \my_regfile|data_readRegA[27]~163_combout ;
wire \my_regfile|data_readRegA[27]~165_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~170_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~171_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~168_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder_combout ;
wire \my_regfile|data_readRegA[27]~169_combout ;
wire \my_regfile|data_readRegA[27]~172_combout ;
wire \my_regfile|data_readRegA[27]~173_combout ;
wire \my_regfile|data_readRegA[27]~183_combout ;
wire \my_processor|dataA[27]~4_combout ;
wire \my_processor|ALUOper|Add0~53 ;
wire \my_processor|ALUOper|Add0~54_combout ;
wire \my_processor|dataA[25]~6_combout ;
wire \my_regfile|data_readRegA[23]~265_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~266_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~267_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~268_combout ;
wire \my_regfile|data_readRegA[23]~269_combout ;
wire \my_regfile|data_readRegA[23]~262_combout ;
wire \my_regfile|data_readRegA[23]~263_combout ;
wire \my_regfile|data_readRegA[23]~264_combout ;
wire \my_regfile|data_readRegA[23]~270_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~254_combout ;
wire \my_regfile|data_readRegA[23]~255_combout ;
wire \my_regfile|data_readRegA[23]~788_combout ;
wire \my_regfile|data_readRegA[23]~252_combout ;
wire \my_regfile|data_readRegA[23]~250_combout ;
wire \my_regfile|data_readRegA[23]~251_combout ;
wire \my_regfile|data_readRegA[23]~253_combout ;
wire \my_regfile|data_readRegA[23]~259_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~256_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~258_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegA[23]~257_combout ;
wire \my_regfile|data_readRegA[23]~260_combout ;
wire \my_regfile|data_readRegA[23]~261_combout ;
wire \my_regfile|data_readRegA[23]~271_combout ;
wire \my_processor|dataA[23]~8_combout ;
wire \my_regfile|data_readRegB[22]~191_combout ;
wire \my_regfile|data_readRegB[22]~192_combout ;
wire \my_regfile|data_readRegB[22]~208_combout ;
wire \my_regfile|data_readRegB[22]~209_combout ;
wire \my_regfile|data_readRegB[22]~203_combout ;
wire \my_regfile|data_readRegB[22]~204_combout ;
wire \my_regfile|data_readRegB[22]~205_combout ;
wire \my_regfile|data_readRegB[22]~206_combout ;
wire \my_regfile|data_readRegB[22]~200_combout ;
wire \my_regfile|data_readRegB[22]~201_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder_combout ;
wire \my_regfile|data_readRegB[22]~193_combout ;
wire \my_regfile|data_readRegB[22]~194_combout ;
wire \my_regfile|data_readRegB[22]~195_combout ;
wire \my_regfile|data_readRegB[22]~196_combout ;
wire \my_regfile|data_readRegB[22]~197_combout ;
wire \my_regfile|data_readRegB[22]~198_combout ;
wire \my_regfile|data_readRegB[22]~199_combout ;
wire \my_regfile|data_readRegB[22]~202_combout ;
wire \my_regfile|data_readRegB[22]~207_combout ;
wire \my_regfile|data_readRegB[22]~210_combout ;
wire \my_processor|dataA[22]~9_combout ;
wire \my_processor|dataB[22]~9_combout ;
wire \my_processor|data_writeReg[4]~81_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~231_combout ;
wire \my_regfile|data_readRegB[20]~232_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~248_combout ;
wire \my_regfile|data_readRegB[20]~249_combout ;
wire \my_regfile|data_readRegB[20]~243_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~244_combout ;
wire \my_regfile|data_readRegB[20]~245_combout ;
wire \my_regfile|data_readRegB[20]~246_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~240_combout ;
wire \my_regfile|data_readRegB[20]~241_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder_combout ;
wire \my_regfile|data_readRegB[20]~233_combout ;
wire \my_regfile|data_readRegB[20]~234_combout ;
wire \my_regfile|data_readRegB[20]~235_combout ;
wire \my_regfile|data_readRegB[20]~236_combout ;
wire \my_regfile|data_readRegB[20]~237_combout ;
wire \my_regfile|data_readRegB[20]~238_combout ;
wire \my_regfile|data_readRegB[20]~239_combout ;
wire \my_regfile|data_readRegB[20]~242_combout ;
wire \my_regfile|data_readRegB[20]~247_combout ;
wire \my_regfile|data_readRegB[20]~250_combout ;
wire \my_processor|dataB[20]~11_combout ;
wire \my_regfile|data_readRegA[20]~321_combout ;
wire \my_regfile|data_readRegA[20]~320_combout ;
wire \my_regfile|data_readRegA[20]~791_combout ;
wire \my_regfile|data_readRegA[20]~318_combout ;
wire \my_regfile|data_readRegA[20]~316_combout ;
wire \my_regfile|data_readRegA[20]~317_combout ;
wire \my_regfile|data_readRegA[20]~319_combout ;
wire \my_regfile|data_readRegA[20]~323_combout ;
wire \my_regfile|data_readRegA[20]~324_combout ;
wire \my_regfile|data_readRegA[20]~325_combout ;
wire \my_regfile|data_readRegA[20]~322_combout ;
wire \my_regfile|data_readRegA[20]~326_combout ;
wire \my_regfile|data_readRegA[20]~327_combout ;
wire \my_regfile|data_readRegA[20]~337_combout ;
wire \my_processor|dataA[20]~11_combout ;
wire \my_processor|data_writeReg[20]~233_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~354_combout ;
wire \my_regfile|data_readRegA[19]~350_combout ;
wire \my_regfile|data_readRegA[19]~351_combout ;
wire \my_regfile|data_readRegA[19]~352_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~353_combout ;
wire \my_regfile|data_readRegA[19]~356_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~355_combout ;
wire \my_regfile|data_readRegA[19]~357_combout ;
wire \my_regfile|data_readRegA[19]~358_combout ;
wire \my_regfile|data_readRegA[19]~342_combout ;
wire \my_regfile|data_readRegA[19]~343_combout ;
wire \my_regfile|data_readRegA[19]~347_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~344_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~346_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~345_combout ;
wire \my_regfile|data_readRegA[19]~348_combout ;
wire \my_regfile|data_readRegA[19]~792_combout ;
wire \my_regfile|data_readRegA[19]~340_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~339_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ;
wire \my_regfile|data_readRegA[19]~338_combout ;
wire \my_regfile|data_readRegA[19]~341_combout ;
wire \my_regfile|data_readRegA[19]~349_combout ;
wire \my_regfile|data_readRegA[19]~359_combout ;
wire \my_processor|npcRes[19]~136_combout ;
wire \my_processor|data_writeReg[18]~219_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegB[18]~271_combout ;
wire \my_regfile|data_readRegB[18]~272_combout ;
wire \my_regfile|data_readRegB[18]~288_combout ;
wire \my_regfile|data_readRegB[18]~289_combout ;
wire \my_regfile|data_readRegB[18]~273_combout ;
wire \my_regfile|data_readRegB[18]~274_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegB[18]~280_combout ;
wire \my_regfile|data_readRegB[18]~281_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegB[18]~275_combout ;
wire \my_regfile|data_readRegB[18]~276_combout ;
wire \my_regfile|data_readRegB[18]~277_combout ;
wire \my_regfile|data_readRegB[18]~278_combout ;
wire \my_regfile|data_readRegB[18]~279_combout ;
wire \my_regfile|data_readRegB[18]~282_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder_combout ;
wire \my_regfile|data_readRegB[18]~283_combout ;
wire \my_regfile|data_readRegB[18]~284_combout ;
wire \my_regfile|data_readRegB[18]~285_combout ;
wire \my_regfile|data_readRegB[18]~286_combout ;
wire \my_regfile|data_readRegB[18]~287_combout ;
wire \my_regfile|data_readRegB[18]~290_combout ;
wire \my_processor|dataB[18]~13_combout ;
wire \my_processor|dataA[18]~13_combout ;
wire \my_processor|data_writeReg[18]~215_combout ;
wire \my_processor|getNPC|Add0~2_combout ;
wire \my_processor|data_writeReg[1]~42_combout ;
wire \my_processor|dataB[1]~30_combout ;
wire \my_regfile|data_readRegA[0]~766_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~763_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~765_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~764_combout ;
wire \my_regfile|data_readRegA[0]~767_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~776_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~775_combout ;
wire \my_regfile|data_readRegA[0]~777_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~773_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~774_combout ;
wire \my_regfile|data_readRegA[0]~771_combout ;
wire \my_regfile|data_readRegA[0]~769_combout ;
wire \my_regfile|data_readRegA[0]~768_combout ;
wire \my_regfile|data_readRegA[0]~770_combout ;
wire \my_regfile|data_readRegA[0]~772_combout ;
wire \my_regfile|data_readRegA[0]~778_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~758_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~756_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~757_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~811_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~759_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder_combout ;
wire \my_regfile|data_readRegA[0]~760_combout ;
wire \my_regfile|data_readRegA[0]~761_combout ;
wire \my_regfile|data_readRegA[0]~762_combout ;
wire \my_regfile|data_readRegA[0]~779_combout ;
wire \my_processor|dataA[0]~31_combout ;
wire \my_processor|ALUOper|Add0~1 ;
wire \my_processor|ALUOper|Add0~2_combout ;
wire \my_processor|ALUOper|Add1~1 ;
wire \my_processor|ALUOper|Add1~2_combout ;
wire \my_processor|ALUOper|Selector30~0_combout ;
wire \my_processor|ALUOper|Selector30~1_combout ;
wire \my_processor|ALUOper|ShiftRight0~31_combout ;
wire \my_processor|ALUOper|ShiftRight0~30_combout ;
wire \my_processor|ALUOper|ShiftRight0~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~5_combout ;
wire \my_processor|ALUOper|ShiftRight0~29_combout ;
wire \my_processor|ALUOper|ShiftRight0~32_combout ;
wire \my_processor|ALUOper|ShiftRight0~33_combout ;
wire \my_processor|ALUOper|ShiftRight0~9_combout ;
wire \my_processor|ALUOper|ShiftRight0~34_combout ;
wire \my_processor|ALUOper|ShiftRight0~35_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~393_combout ;
wire \my_regfile|data_readRegA[17]~394_combout ;
wire \my_regfile|data_readRegA[17]~395_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~396_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~397_combout ;
wire \my_regfile|data_readRegA[17]~398_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~399_combout ;
wire \my_regfile|data_readRegA[17]~400_combout ;
wire \my_regfile|data_readRegA[17]~401_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~381_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~382_combout ;
wire \my_regfile|data_readRegA[17]~383_combout ;
wire \my_regfile|data_readRegA[17]~795_combout ;
wire \my_regfile|data_readRegA[17]~384_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~385_combout ;
wire \my_regfile|data_readRegA[17]~386_combout ;
wire \my_regfile|data_readRegA[17]~387_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~391_combout ;
wire \my_regfile|data_readRegA[17]~390_combout ;
wire \my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~389_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegA[17]~388_combout ;
wire \my_regfile|data_readRegA[17]~392_combout ;
wire \my_regfile|data_readRegA[17]~402_combout ;
wire \my_processor|npcRes[17]~120_combout ;
wire \my_processor|data_writeReg[14]~329_combout ;
wire \my_processor|data_writeReg[14]~129_combout ;
wire \my_regfile|data_readRegB[15]~348_combout ;
wire \my_regfile|data_readRegB[15]~349_combout ;
wire \my_regfile|data_readRegB[15]~331_combout ;
wire \my_regfile|data_readRegB[15]~332_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~338_combout ;
wire \my_regfile|data_readRegB[15]~339_combout ;
wire \my_regfile|data_readRegB[15]~335_combout ;
wire \my_regfile|data_readRegB[15]~336_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~333_combout ;
wire \my_regfile|data_readRegB[15]~334_combout ;
wire \my_regfile|data_readRegB[15]~337_combout ;
wire \my_regfile|data_readRegB[15]~340_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~341_combout ;
wire \my_regfile|data_readRegB[15]~342_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder_combout ;
wire \my_regfile|data_readRegB[15]~343_combout ;
wire \my_regfile|data_readRegB[15]~344_combout ;
wire \my_regfile|data_readRegB[15]~345_combout ;
wire \my_regfile|data_readRegB[15]~346_combout ;
wire \my_regfile|data_readRegB[15]~347_combout ;
wire \my_regfile|data_readRegB[15]~350_combout ;
wire \my_processor|dataA[15]~16_combout ;
wire \my_processor|dataB[15]~16_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~464_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~465_combout ;
wire \my_regfile|data_readRegA[14]~466_combout ;
wire \my_regfile|data_readRegA[14]~463_combout ;
wire \my_regfile|data_readRegA[14]~462_combout ;
wire \my_regfile|data_readRegA[14]~460_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~459_combout ;
wire \my_regfile|data_readRegA[14]~461_combout ;
wire \my_regfile|data_readRegA[14]~467_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~452_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~449_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~798_combout ;
wire \my_regfile|data_readRegA[14]~448_combout ;
wire \my_regfile|data_readRegA[14]~447_combout ;
wire \my_regfile|data_readRegA[14]~450_combout ;
wire \my_regfile|data_readRegA[14]~451_combout ;
wire \my_regfile|data_readRegA[14]~455_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~454_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder_combout ;
wire \my_regfile|data_readRegA[14]~456_combout ;
wire \my_regfile|data_readRegA[14]~453_combout ;
wire \my_regfile|data_readRegA[14]~457_combout ;
wire \my_regfile|data_readRegA[14]~458_combout ;
wire \my_regfile|data_readRegA[14]~468_combout ;
wire \my_processor|dataA[14]~17_combout ;
wire \my_processor|data_writeReg[14]~178_combout ;
wire \my_regfile|data_readRegA[13]~474_combout ;
wire \my_regfile|data_readRegA[13]~473_combout ;
wire \my_regfile|data_readRegA[13]~476_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~475_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~477_combout ;
wire \my_regfile|data_readRegA[13]~478_combout ;
wire \my_regfile|data_readRegA[13]~479_combout ;
wire \my_regfile|data_readRegA[13]~469_combout ;
wire \my_regfile|data_readRegA[13]~470_combout ;
wire \my_regfile|data_readRegA[13]~799_combout ;
wire \my_regfile|data_readRegA[13]~471_combout ;
wire \my_regfile|data_readRegA[13]~472_combout ;
wire \my_regfile|data_readRegA[13]~480_combout ;
wire \my_regfile|data_readRegA[13]~484_combout ;
wire \my_regfile|data_readRegA[13]~482_combout ;
wire \my_regfile|data_readRegA[13]~481_combout ;
wire \my_regfile|data_readRegA[13]~483_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~487_combout ;
wire \my_regfile|data_readRegA[13]~486_combout ;
wire \my_regfile|data_readRegA[13]~488_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegA[13]~485_combout ;
wire \my_regfile|data_readRegA[13]~489_combout ;
wire \my_regfile|data_readRegA[13]~490_combout ;
wire \my_processor|dataA[13]~18_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~493_combout ;
wire \my_regfile|data_readRegA[12]~491_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~800_combout ;
wire \my_regfile|data_readRegA[12]~492_combout ;
wire \my_regfile|data_readRegA[12]~494_combout ;
wire \my_regfile|data_readRegA[12]~496_combout ;
wire \my_regfile|data_readRegA[12]~495_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~498_combout ;
wire \my_regfile|data_readRegA[12]~500_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~499_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~497_combout ;
wire \my_regfile|data_readRegA[12]~501_combout ;
wire \my_regfile|data_readRegA[12]~502_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~506_combout ;
wire \my_regfile|data_readRegA[12]~507_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~509_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~508_combout ;
wire \my_regfile|data_readRegA[12]~510_combout ;
wire \my_regfile|data_readRegA[12]~504_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder_combout ;
wire \my_regfile|data_readRegA[12]~503_combout ;
wire \my_regfile|data_readRegA[12]~505_combout ;
wire \my_regfile|data_readRegA[12]~511_combout ;
wire \my_regfile|data_readRegA[12]~512_combout ;
wire \my_processor|dataA[12]~19_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~418_combout ;
wire \my_regfile|data_readRegB[11]~419_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~411_combout ;
wire \my_regfile|data_readRegB[11]~412_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~413_combout ;
wire \my_regfile|data_readRegB[11]~414_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~415_combout ;
wire \my_regfile|data_readRegB[11]~416_combout ;
wire \my_regfile|data_readRegB[11]~417_combout ;
wire \my_regfile|data_readRegB[11]~420_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~421_combout ;
wire \my_regfile|data_readRegB[11]~422_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ;
wire \my_regfile|data_readRegB[11]~423_combout ;
wire \my_regfile|data_readRegB[11]~424_combout ;
wire \my_regfile|data_readRegB[11]~425_combout ;
wire \my_regfile|data_readRegB[11]~426_combout ;
wire \my_regfile|data_readRegB[11]~427_combout ;
wire \my_regfile|data_readRegB[11]~428_combout ;
wire \my_regfile|data_readRegB[11]~429_combout ;
wire \my_regfile|data_readRegB[11]~430_combout ;
wire \my_processor|dataB[11]~20_combout ;
wire \my_processor|dataA[11]~20_combout ;
wire \my_processor|dataB[10]~21_combout ;
wire \my_regfile|data_readRegB[9]~468_combout ;
wire \my_regfile|data_readRegB[9]~469_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~458_combout ;
wire \my_regfile|data_readRegB[9]~459_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~451_combout ;
wire \my_regfile|data_readRegB[9]~452_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~453_combout ;
wire \my_regfile|data_readRegB[9]~454_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~455_combout ;
wire \my_regfile|data_readRegB[9]~456_combout ;
wire \my_regfile|data_readRegB[9]~457_combout ;
wire \my_regfile|data_readRegB[9]~460_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~461_combout ;
wire \my_regfile|data_readRegB[9]~462_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder_combout ;
wire \my_regfile|data_readRegB[9]~463_combout ;
wire \my_regfile|data_readRegB[9]~464_combout ;
wire \my_regfile|data_readRegB[9]~465_combout ;
wire \my_regfile|data_readRegB[9]~466_combout ;
wire \my_regfile|data_readRegB[9]~467_combout ;
wire \my_regfile|data_readRegB[9]~470_combout ;
wire \my_processor|dataB[9]~22_combout ;
wire \my_regfile|data_readRegB[8]~471_combout ;
wire \my_regfile|data_readRegB[8]~472_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~488_combout ;
wire \my_regfile|data_readRegB[8]~489_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~473_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~474_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~480_combout ;
wire \my_regfile|data_readRegB[8]~481_combout ;
wire \my_regfile|data_readRegB[8]~475_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~476_combout ;
wire \my_regfile|data_readRegB[8]~477_combout ;
wire \my_regfile|data_readRegB[8]~478_combout ;
wire \my_regfile|data_readRegB[8]~479_combout ;
wire \my_regfile|data_readRegB[8]~482_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder_combout ;
wire \my_regfile|data_readRegB[8]~483_combout ;
wire \my_regfile|data_readRegB[8]~484_combout ;
wire \my_regfile|data_readRegB[8]~485_combout ;
wire \my_regfile|data_readRegB[8]~486_combout ;
wire \my_regfile|data_readRegB[8]~487_combout ;
wire \my_regfile|data_readRegB[8]~490_combout ;
wire \my_processor|dataA[8]~23_combout ;
wire \my_processor|dataB[8]~23_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegB[7]~508_combout ;
wire \my_regfile|data_readRegB[7]~509_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegB[7]~491_combout ;
wire \my_regfile|data_readRegB[7]~492_combout ;
wire \my_regfile|data_readRegB[7]~495_combout ;
wire \my_regfile|data_readRegB[7]~496_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegB[7]~493_combout ;
wire \my_regfile|data_readRegB[7]~494_combout ;
wire \my_regfile|data_readRegB[7]~497_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegB[7]~498_combout ;
wire \my_regfile|data_readRegB[7]~499_combout ;
wire \my_regfile|data_readRegB[7]~500_combout ;
wire \my_regfile|data_readRegB[7]~501_combout ;
wire \my_regfile|data_readRegB[7]~502_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder_combout ;
wire \my_regfile|data_readRegB[7]~503_combout ;
wire \my_regfile|data_readRegB[7]~504_combout ;
wire \my_regfile|data_readRegB[7]~505_combout ;
wire \my_regfile|data_readRegB[7]~506_combout ;
wire \my_regfile|data_readRegB[7]~507_combout ;
wire \my_regfile|data_readRegB[7]~510_combout ;
wire \my_processor|dataA[7]~24_combout ;
wire \my_processor|dataB[7]~24_combout ;
wire \my_regfile|data_readRegB[6]~511_combout ;
wire \my_regfile|data_readRegB[6]~512_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~528_combout ;
wire \my_regfile|data_readRegB[6]~529_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~513_combout ;
wire \my_regfile|data_readRegB[6]~514_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~520_combout ;
wire \my_regfile|data_readRegB[6]~521_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~515_combout ;
wire \my_regfile|data_readRegB[6]~516_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~517_combout ;
wire \my_regfile|data_readRegB[6]~518_combout ;
wire \my_regfile|data_readRegB[6]~519_combout ;
wire \my_regfile|data_readRegB[6]~522_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~523_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder_combout ;
wire \my_regfile|data_readRegB[6]~524_combout ;
wire \my_regfile|data_readRegB[6]~525_combout ;
wire \my_regfile|data_readRegB[6]~526_combout ;
wire \my_regfile|data_readRegB[6]~527_combout ;
wire \my_regfile|data_readRegB[6]~530_combout ;
wire \my_processor|dataB[6]~25_combout ;
wire \my_processor|dataA[6]~25_combout ;
wire \my_regfile|data_readRegB[5]~548_combout ;
wire \my_regfile|data_readRegB[5]~549_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegB[5]~543_combout ;
wire \my_regfile|data_readRegB[5]~544_combout ;
wire \my_regfile|data_readRegB[5]~545_combout ;
wire \my_regfile|data_readRegB[5]~546_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegB[5]~541_combout ;
wire \my_regfile|data_readRegB[5]~542_combout ;
wire \my_regfile|data_readRegB[5]~547_combout ;
wire \my_regfile|data_readRegB[5]~531_combout ;
wire \my_regfile|data_readRegB[5]~532_combout ;
wire \my_regfile|data_readRegB[5]~535_combout ;
wire \my_regfile|data_readRegB[5]~536_combout ;
wire \my_regfile|data_readRegB[5]~533_combout ;
wire \my_regfile|data_readRegB[5]~534_combout ;
wire \my_regfile|data_readRegB[5]~537_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder_combout ;
wire \my_regfile|data_readRegB[5]~538_combout ;
wire \my_regfile|data_readRegB[5]~539_combout ;
wire \my_regfile|data_readRegB[5]~540_combout ;
wire \my_regfile|data_readRegB[5]~550_combout ;
wire \my_processor|dataA[5]~26_combout ;
wire \my_processor|dataB[5]~26_combout ;
wire \my_processor|data[4]~50_combout ;
wire \my_processor|getDmemAddr|Add0~1 ;
wire \my_processor|getDmemAddr|Add0~2_combout ;
wire \my_processor|dataA[2]~29_combout ;
wire \my_processor|getDmemAddr|Add0~3 ;
wire \my_processor|getDmemAddr|Add0~4_combout ;
wire \my_regfile|data_readRegB[3]~588_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~589_combout ;
wire \my_regfile|data_readRegB[3]~571_combout ;
wire \my_regfile|data_readRegB[3]~572_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~573_combout ;
wire \my_regfile|data_readRegB[3]~574_combout ;
wire \my_regfile|data_readRegB[3]~575_combout ;
wire \my_regfile|data_readRegB[3]~576_combout ;
wire \my_regfile|data_readRegB[3]~577_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~578_combout ;
wire \my_regfile|data_readRegB[3]~579_combout ;
wire \my_regfile|data_readRegB[3]~580_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~581_combout ;
wire \my_regfile|data_readRegB[3]~582_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ;
wire \my_regfile|data_readRegB[3]~583_combout ;
wire \my_regfile|data_readRegB[3]~584_combout ;
wire \my_regfile|data_readRegB[3]~585_combout ;
wire \my_regfile|data_readRegB[3]~586_combout ;
wire \my_regfile|data_readRegB[3]~587_combout ;
wire \my_regfile|data_readRegB[3]~590_combout ;
wire \my_processor|dataB[3]~28_combout ;
wire \my_processor|dataA[3]~28_combout ;
wire \my_processor|getDmemAddr|Add0~5 ;
wire \my_processor|getDmemAddr|Add0~6_combout ;
wire \my_processor|dataB[4]~27_combout ;
wire \my_processor|getDmemAddr|Add0~7 ;
wire \my_processor|getDmemAddr|Add0~8_combout ;
wire \my_processor|getDmemAddr|Add0~9 ;
wire \my_processor|getDmemAddr|Add0~10_combout ;
wire \my_processor|getDmemAddr|Add0~11 ;
wire \my_processor|getDmemAddr|Add0~12_combout ;
wire \my_processor|getDmemAddr|Add0~13 ;
wire \my_processor|getDmemAddr|Add0~14_combout ;
wire \my_processor|getDmemAddr|Add0~15 ;
wire \my_processor|getDmemAddr|Add0~16_combout ;
wire \my_processor|getDmemAddr|Add0~17 ;
wire \my_processor|getDmemAddr|Add0~18_combout ;
wire \my_processor|getDmemAddr|Add0~19 ;
wire \my_processor|getDmemAddr|Add0~20_combout ;
wire \my_processor|getDmemAddr|Add0~21 ;
wire \my_processor|getDmemAddr|Add0~22_combout ;
wire \my_processor|data[5]~51_combout ;
wire \my_processor|getNPC|Add0~8_combout ;
wire \my_processor|data_writeReg[4]~78_combout ;
wire \my_processor|ALUOper|ShiftRight0~6_combout ;
wire \my_processor|ALUOper|ShiftRight0~7_combout ;
wire \my_processor|ALUOper|ShiftRight0~10_combout ;
wire \my_processor|ALUOper|ShiftRight0~11_combout ;
wire \my_processor|ALUOper|ShiftRight0~78_combout ;
wire \my_processor|ALUOper|ShiftRight0~3_combout ;
wire \my_processor|ALUOper|ShiftRight0~2_combout ;
wire \my_processor|ALUOper|ShiftRight0~4_combout ;
wire \my_processor|ALUOper|ShiftRight0~77_combout ;
wire \my_processor|ALUOper|ShiftRight0~79_combout ;
wire \my_processor|data_writeReg[4]~87_combout ;
wire \my_processor|data_writeReg[4]~88_combout ;
wire \my_processor|ALUOper|ShiftRight0~24_combout ;
wire \my_processor|ALUOper|ShiftRight0~25_combout ;
wire \my_processor|ALUOper|ShiftRight0~26_combout ;
wire \my_processor|ALUOper|ShiftRight0~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~21_combout ;
wire \my_processor|ALUOper|ShiftRight0~22_combout ;
wire \my_processor|data_writeReg[4]~89_combout ;
wire \my_processor|data_writeReg[16]~200_combout ;
wire \my_regfile|data_readRegB[16]~328_combout ;
wire \my_regfile|data_readRegB[16]~329_combout ;
wire \my_regfile|data_readRegB[16]~311_combout ;
wire \my_regfile|data_readRegB[16]~312_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~315_combout ;
wire \my_regfile|data_readRegB[16]~316_combout ;
wire \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~317_combout ;
wire \my_regfile|data_readRegB[16]~318_combout ;
wire \my_regfile|data_readRegB[16]~319_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~320_combout ;
wire \my_regfile|data_readRegB[16]~321_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~313_combout ;
wire \my_regfile|data_readRegB[16]~314_combout ;
wire \my_regfile|data_readRegB[16]~322_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder_combout ;
wire \my_regfile|data_readRegB[16]~323_combout ;
wire \my_regfile|data_readRegB[16]~324_combout ;
wire \my_regfile|data_readRegB[16]~325_combout ;
wire \my_regfile|data_readRegB[16]~326_combout ;
wire \my_regfile|data_readRegB[16]~327_combout ;
wire \my_regfile|data_readRegB[16]~330_combout ;
wire \my_processor|dataB[16]~15_combout ;
wire \my_processor|data_writeReg[16]~194_combout ;
wire \my_processor|ALUOper|Add1~29 ;
wire \my_processor|ALUOper|Add1~31 ;
wire \my_processor|ALUOper|Add1~32_combout ;
wire \my_processor|ALUOper|ShiftRight0~8_combout ;
wire \my_processor|ALUOper|ShiftRight0~15_combout ;
wire \my_processor|ALUOper|ShiftRight0~16_combout ;
wire \my_processor|data_writeReg[17]~190_combout ;
wire \my_processor|data_writeReg[17]~191_combout ;
wire \my_processor|ALUOper|ShiftLeft0~9_combout ;
wire \my_processor|ALUOper|ShiftLeft0~48_combout ;
wire \my_processor|ALUOper|ShiftLeft0~49_combout ;
wire \my_processor|ALUOper|ShiftLeft0~36_combout ;
wire \my_processor|ALUOper|ShiftLeft0~35_combout ;
wire \my_processor|ALUOper|ShiftLeft0~37_combout ;
wire \my_processor|ALUOper|ShiftLeft0~50_combout ;
wire \my_processor|ALUOper|ShiftLeft0~75_combout ;
wire \my_processor|ALUOper|ShiftLeft0~16_combout ;
wire \my_processor|ALUOper|ShiftLeft0~76_combout ;
wire \my_processor|ALUOper|ShiftLeft0~61_combout ;
wire \my_processor|ALUOper|ShiftLeft0~13_combout ;
wire \my_processor|ALUOper|ShiftLeft0~62_combout ;
wire \my_processor|ALUOper|ShiftLeft0~77_combout ;
wire \my_processor|data_writeReg[16]~192_combout ;
wire \my_processor|ALUOper|ShiftLeft0~30_combout ;
wire \my_processor|ALUOper|ShiftLeft0~74_combout ;
wire \my_processor|data_writeReg[16]~193_combout ;
wire \my_processor|data_writeReg[16]~195_combout ;
wire \my_processor|data_writeReg[4]~327_combout ;
wire \my_processor|ALUOper|Add0~31 ;
wire \my_processor|ALUOper|Add0~32_combout ;
wire \my_processor|data_writeReg[4]~84_combout ;
wire \my_processor|data_writeReg[17]~196_combout ;
wire \my_processor|data[16]~55_combout ;
wire \my_processor|data[17]~56_combout ;
wire \my_processor|data_writeReg[17]~197_combout ;
wire \my_processor|data_writeReg[16]~198_combout ;
wire \my_processor|data_writeReg[16]~199_combout ;
wire \my_processor|data_writeReg[16]~201_combout ;
wire \my_regfile|data_readRegA[16]~412_combout ;
wire \my_regfile|data_readRegA[16]~410_combout ;
wire \my_regfile|data_readRegA[16]~411_combout ;
wire \my_regfile|data_readRegA[16]~413_combout ;
wire \my_regfile|data_readRegA[16]~414_combout ;
wire \my_regfile|data_readRegA[16]~415_combout ;
wire \my_regfile|data_readRegA[16]~416_combout ;
wire \my_regfile|data_readRegA[16]~417_combout ;
wire \my_regfile|data_readRegA[16]~418_combout ;
wire \my_regfile|data_readRegA[16]~419_combout ;
wire \my_regfile|data_readRegA[16]~420_combout ;
wire \my_regfile|data_readRegA[16]~421_combout ;
wire \my_regfile|data_readRegA[16]~422_combout ;
wire \my_regfile|data_readRegA[16]~423_combout ;
wire \my_regfile|data_readRegA[16]~408_combout ;
wire \my_regfile|data_readRegA[16]~407_combout ;
wire \my_regfile|data_readRegA[16]~796_combout ;
wire \my_regfile|data_readRegA[16]~404_combout ;
wire \my_regfile|data_readRegA[16]~405_combout ;
wire \my_regfile|data_readRegA[16]~403_combout ;
wire \my_regfile|data_readRegA[16]~406_combout ;
wire \my_regfile|data_readRegA[16]~409_combout ;
wire \my_regfile|data_readRegA[16]~424_combout ;
wire \my_processor|dataA[16]~15_combout ;
wire \my_processor|ALUOper|ShiftRight0~13_combout ;
wire \my_processor|ALUOper|ShiftRight0~14_combout ;
wire \my_processor|ALUOper|ShiftRight0~18_combout ;
wire \my_processor|ALUOper|ShiftRight0~17_combout ;
wire \my_processor|ALUOper|ShiftRight0~19_combout ;
wire \my_processor|ALUOper|ShiftRight0~76_combout ;
wire \my_processor|data_writeReg[4]~90_combout ;
wire \my_processor|data_writeReg[4]~80_combout ;
wire \my_processor|ALUOper|Add1~3 ;
wire \my_processor|ALUOper|Add1~5 ;
wire \my_processor|ALUOper|Add1~7 ;
wire \my_processor|ALUOper|Add1~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~31_combout ;
wire \my_processor|ALUOper|ShiftLeft0~38_combout ;
wire \my_processor|ALUOper|ShiftLeft0~39_combout ;
wire \my_processor|data_writeReg[4]~82_combout ;
wire \my_processor|data_writeReg[4]~83_combout ;
wire \my_processor|ALUOper|Add0~3 ;
wire \my_processor|ALUOper|Add0~5 ;
wire \my_processor|ALUOper|Add0~7 ;
wire \my_processor|ALUOper|Add0~8_combout ;
wire \my_processor|data_writeReg[4]~85_combout ;
wire \my_processor|data_writeReg[4]~328_combout ;
wire \my_processor|data_writeReg[4]~86_combout ;
wire \my_processor|data_writeReg[4]~91_combout ;
wire \my_processor|data_writeReg[4]~92_combout ;
wire \my_processor|data_writeReg[4]~93_combout ;
wire \my_processor|data_writeReg[4]~94_combout ;
wire \my_processor|data_writeReg[4]~95_combout ;
wire \my_regfile|data_readRegB[4]~551_combout ;
wire \my_regfile|data_readRegB[4]~552_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~568_combout ;
wire \my_regfile|data_readRegB[4]~569_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~563_combout ;
wire \my_regfile|data_readRegB[4]~564_combout ;
wire \my_regfile|data_readRegB[4]~565_combout ;
wire \my_regfile|data_readRegB[4]~566_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~553_combout ;
wire \my_regfile|data_readRegB[4]~554_combout ;
wire \my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~557_combout ;
wire \my_regfile|data_readRegB[4]~558_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~555_combout ;
wire \my_regfile|data_readRegB[4]~556_combout ;
wire \my_regfile|data_readRegB[4]~559_combout ;
wire \my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ;
wire \my_regfile|data_readRegB[4]~560_combout ;
wire \my_regfile|data_readRegB[4]~561_combout ;
wire \my_regfile|data_readRegB[4]~562_combout ;
wire \my_regfile|data_readRegB[4]~567_combout ;
wire \my_regfile|data_readRegB[4]~570_combout ;
wire \my_processor|dataA[4]~27_combout ;
wire \my_processor|ALUOper|Add0~9 ;
wire \my_processor|ALUOper|Add0~11 ;
wire \my_processor|ALUOper|Add0~13 ;
wire \my_processor|ALUOper|Add0~15 ;
wire \my_processor|ALUOper|Add0~17 ;
wire \my_processor|ALUOper|Add0~18_combout ;
wire \my_processor|ALUOper|Add1~9 ;
wire \my_processor|ALUOper|Add1~11 ;
wire \my_processor|ALUOper|Add1~13 ;
wire \my_processor|ALUOper|Add1~15 ;
wire \my_processor|ALUOper|Add1~17 ;
wire \my_processor|ALUOper|Add1~18_combout ;
wire \my_processor|data_writeReg[14]~130_combout ;
wire \my_processor|ALUOper|ShiftRight0~39_combout ;
wire \my_processor|ALUOper|ShiftRight0~40_combout ;
wire \my_processor|ALUOper|ShiftRight0~41_combout ;
wire \my_processor|ALUOper|ShiftRight0~42_combout ;
wire \my_processor|ALUOper|ShiftRight0~43_combout ;
wire \my_processor|data_writeReg[14]~131_combout ;
wire \my_processor|ALUOper|ShiftRight0~91_combout ;
wire \my_processor|data_writeReg[14]~132_combout ;
wire \my_processor|ALUOper|ShiftLeft0~5_combout ;
wire \my_processor|ALUOper|ShiftLeft0~40_combout ;
wire \my_processor|ALUOper|ShiftLeft0~41_combout ;
wire \my_processor|ALUOper|ShiftLeft0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~53_combout ;
wire \my_processor|ALUOper|ShiftLeft0~54_combout ;
wire \my_processor|ALUOper|ShiftLeft0~55_combout ;
wire \my_processor|data_writeReg[9]~141_combout ;
wire \my_processor|data_writeReg[9]~142_combout ;
wire \my_processor|data_writeReg[9]~143_combout ;
wire \my_processor|data_writeReg[9]~144_combout ;
wire \my_processor|data_writeReg[9]~145_combout ;
wire \my_processor|data[8]~54_combout ;
wire \my_regfile|data_readRegA[9]~561_combout ;
wire \my_regfile|data_readRegA[9]~560_combout ;
wire \my_regfile|data_readRegA[9]~558_combout ;
wire \my_regfile|data_readRegA[9]~804_combout ;
wire \my_regfile|data_readRegA[9]~557_combout ;
wire \my_regfile|data_readRegA[9]~556_combout ;
wire \my_regfile|data_readRegA[9]~559_combout ;
wire \my_regfile|data_readRegA[9]~563_combout ;
wire \my_regfile|data_readRegA[9]~562_combout ;
wire \my_regfile|data_readRegA[9]~564_combout ;
wire \my_regfile|data_readRegA[9]~565_combout ;
wire \my_regfile|data_readRegA[9]~566_combout ;
wire \my_regfile|data_readRegA[9]~567_combout ;
wire \my_processor|data[9]~28_combout ;
wire \my_processor|data_writeReg[9]~146_combout ;
wire \my_processor|data_writeReg[9]~147_combout ;
wire \my_regfile|data_readRegA[9]~572_combout ;
wire \my_regfile|data_readRegA[9]~571_combout ;
wire \my_regfile|data_readRegA[9]~573_combout ;
wire \my_regfile|data_readRegA[9]~574_combout ;
wire \my_regfile|data_readRegA[9]~575_combout ;
wire \my_regfile|data_readRegA[9]~569_combout ;
wire \my_regfile|data_readRegA[9]~568_combout ;
wire \my_regfile|data_readRegA[9]~570_combout ;
wire \my_regfile|data_readRegA[9]~576_combout ;
wire \my_regfile|data_readRegA[9]~577_combout ;
wire \my_processor|dataA[9]~22_combout ;
wire \my_processor|ALUOper|Add0~19 ;
wire \my_processor|ALUOper|Add0~20_combout ;
wire \my_processor|getNPC|Add0~19 ;
wire \my_processor|getNPC|Add0~20_combout ;
wire \my_processor|data_writeReg[10]~150_combout ;
wire \my_processor|ALUOper|Add1~19 ;
wire \my_processor|ALUOper|Add1~20_combout ;
wire \my_processor|ALUOper|ShiftRight0~52_combout ;
wire \my_processor|ALUOper|ShiftRight0~53_combout ;
wire \my_processor|ALUOper|ShiftRight0~54_combout ;
wire \my_processor|ALUOper|ShiftRight0~55_combout ;
wire \my_processor|ALUOper|ShiftRight0~56_combout ;
wire \my_processor|ALUOper|ShiftRight0~48_combout ;
wire \my_processor|ALUOper|ShiftRight0~49_combout ;
wire \my_processor|ALUOper|ShiftRight0~50_combout ;
wire \my_processor|ALUOper|ShiftRight0~51_combout ;
wire \my_processor|ALUOper|ShiftRight0~92_combout ;
wire \my_processor|ALUOper|ShiftLeft0~12_combout ;
wire \my_processor|ALUOper|ShiftLeft0~56_combout ;
wire \my_processor|ALUOper|ShiftLeft0~8_combout ;
wire \my_processor|ALUOper|ShiftLeft0~44_combout ;
wire \my_processor|ALUOper|ShiftLeft0~57_combout ;
wire \my_processor|ALUOper|ShiftLeft0~58_combout ;
wire \my_processor|data_writeReg[10]~148_combout ;
wire \my_processor|ALUOper|ShiftRight0~61_combout ;
wire \my_processor|ALUOper|ShiftRight0~62_combout ;
wire \my_processor|ALUOper|ShiftRight0~63_combout ;
wire \my_processor|ALUOper|ShiftRight0~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~65_combout ;
wire \my_processor|data_writeReg[10]~149_combout ;
wire \my_processor|data_writeReg[10]~151_combout ;
wire \my_processor|data_writeReg[10]~152_combout ;
wire \my_regfile|data_readRegA[10]~538_combout ;
wire \my_regfile|data_readRegA[10]~539_combout ;
wire \my_regfile|data_readRegA[10]~535_combout ;
wire \my_regfile|data_readRegA[10]~536_combout ;
wire \my_regfile|data_readRegA[10]~803_combout ;
wire \my_regfile|data_readRegA[10]~534_combout ;
wire \my_regfile|data_readRegA[10]~537_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegA[10]~541_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegA[10]~540_combout ;
wire \my_regfile|data_readRegA[10]~542_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegA[10]~543_combout ;
wire \my_regfile|data_readRegA[10]~544_combout ;
wire \my_regfile|data_readRegA[10]~545_combout ;
wire \my_processor|data[10]~29_combout ;
wire \my_regfile|data_readRegA[11]~518_combout ;
wire \my_regfile|data_readRegA[11]~515_combout ;
wire \my_regfile|data_readRegA[11]~801_combout ;
wire \my_regfile|data_readRegA[11]~514_combout ;
wire \my_regfile|data_readRegA[11]~513_combout ;
wire \my_regfile|data_readRegA[11]~516_combout ;
wire \my_regfile|data_readRegA[11]~517_combout ;
wire \my_regfile|data_readRegA[11]~522_combout ;
wire \my_regfile|data_readRegA[11]~519_combout ;
wire \my_regfile|data_readRegA[11]~521_combout ;
wire \my_regfile|data_readRegA[11]~520_combout ;
wire \my_regfile|data_readRegA[11]~523_combout ;
wire \my_regfile|data_readRegA[11]~524_combout ;
wire \my_processor|data[11]~30_combout ;
wire \my_processor|data_writeReg[10]~153_combout ;
wire \my_processor|data_writeReg[10]~154_combout ;
wire \my_regfile|data_readRegB[10]~431_combout ;
wire \my_regfile|data_readRegB[10]~432_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegB[10]~443_combout ;
wire \my_regfile|data_readRegB[10]~444_combout ;
wire \my_regfile|data_readRegB[10]~445_combout ;
wire \my_regfile|data_readRegB[10]~446_combout ;
wire \my_regfile|data_readRegB[10]~433_combout ;
wire \my_regfile|data_readRegB[10]~434_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegB[10]~440_combout ;
wire \my_regfile|data_readRegB[10]~441_combout ;
wire \my_regfile|data_readRegB[10]~435_combout ;
wire \my_regfile|data_readRegB[10]~436_combout ;
wire \my_regfile|data_readRegB[10]~437_combout ;
wire \my_regfile|data_readRegB[10]~438_combout ;
wire \my_regfile|data_readRegB[10]~439_combout ;
wire \my_regfile|data_readRegB[10]~442_combout ;
wire \my_regfile|data_readRegB[10]~447_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ;
wire \my_regfile|data_readRegB[10]~448_combout ;
wire \my_regfile|data_readRegB[10]~449_combout ;
wire \my_regfile|data_readRegB[10]~450_combout ;
wire \my_processor|dataA[10]~21_combout ;
wire \my_processor|ALUOper|Add0~21 ;
wire \my_processor|ALUOper|Add0~23 ;
wire \my_processor|ALUOper|Add0~24_combout ;
wire \my_processor|getNPC|Add0~21 ;
wire \my_processor|getNPC|Add0~22_combout ;
wire \my_processor|getNPC|Add0~16_combout ;
wire \my_processor|getNPC|Add0~14_combout ;
wire \my_processor|getNPC|Add0~12_combout ;
wire \my_processor|getNPC|Add0~10_combout ;
wire \my_processor|getBRes|Add0~1 ;
wire \my_processor|getBRes|Add0~3 ;
wire \my_processor|getBRes|Add0~5 ;
wire \my_processor|getBRes|Add0~7 ;
wire \my_processor|getBRes|Add0~9 ;
wire \my_processor|getBRes|Add0~11 ;
wire \my_processor|getBRes|Add0~13 ;
wire \my_processor|getBRes|Add0~15 ;
wire \my_processor|getBRes|Add0~17 ;
wire \my_processor|getBRes|Add0~19 ;
wire \my_processor|getBRes|Add0~21 ;
wire \my_processor|getBRes|Add0~23 ;
wire \my_processor|getBRes|Add0~24_combout ;
wire \my_processor|npcRes[12]~88_combout ;
wire \my_processor|npcRes[12]~87_combout ;
wire \my_processor|npcRes[12]~89_combout ;
wire \my_processor|npcRes[12]~85_combout ;
wire \my_processor|npcRes[12]~84_combout ;
wire \my_processor|npcRes[12]~86_combout ;
wire \my_processor|npcRes[12]~90_combout ;
wire \my_processor|getNPC|Add0~23 ;
wire \my_processor|getNPC|Add0~24_combout ;
wire \my_processor|data_writeReg[12]~164_combout ;
wire \my_processor|ALUOper|ShiftLeft0~63_combout ;
wire \my_processor|ALUOper|ShiftLeft0~64_combout ;
wire \my_processor|ALUOper|ShiftRight0~94_combout ;
wire \my_processor|data_writeReg[12]~162_combout ;
wire \my_processor|data_writeReg[12]~163_combout ;
wire \my_processor|ALUOper|Add1~21 ;
wire \my_processor|ALUOper|Add1~23 ;
wire \my_processor|ALUOper|Add1~24_combout ;
wire \my_processor|data_writeReg[12]~165_combout ;
wire \my_processor|data_writeReg[12]~166_combout ;
wire \my_processor|data[12]~31_combout ;
wire \my_processor|data[13]~32_combout ;
wire \my_processor|data_writeReg[12]~167_combout ;
wire \my_processor|data_writeReg[12]~168_combout ;
wire \my_regfile|data_readRegB[12]~391_combout ;
wire \my_regfile|data_readRegB[12]~392_combout ;
wire \my_regfile|data_readRegB[12]~408_combout ;
wire \my_regfile|data_readRegB[12]~409_combout ;
wire \my_regfile|data_readRegB[12]~403_combout ;
wire \my_regfile|data_readRegB[12]~404_combout ;
wire \my_regfile|data_readRegB[12]~405_combout ;
wire \my_regfile|data_readRegB[12]~406_combout ;
wire \my_regfile|data_readRegB[12]~400_combout ;
wire \my_regfile|data_readRegB[12]~401_combout ;
wire \my_regfile|data_readRegB[12]~393_combout ;
wire \my_regfile|data_readRegB[12]~394_combout ;
wire \my_regfile|data_readRegB[12]~397_combout ;
wire \my_regfile|data_readRegB[12]~398_combout ;
wire \my_regfile|data_readRegB[12]~395_combout ;
wire \my_regfile|data_readRegB[12]~396_combout ;
wire \my_regfile|data_readRegB[12]~399_combout ;
wire \my_regfile|data_readRegB[12]~402_combout ;
wire \my_regfile|data_readRegB[12]~407_combout ;
wire \my_regfile|data_readRegB[12]~410_combout ;
wire \my_processor|dataB[12]~19_combout ;
wire \my_processor|ALUOper|Add0~25 ;
wire \my_processor|ALUOper|Add0~26_combout ;
wire \my_processor|ALUOper|Add1~25 ;
wire \my_processor|ALUOper|Add1~26_combout ;
wire \my_processor|ALUOper|ShiftRight0~81_combout ;
wire \my_processor|ALUOper|ShiftRight0~97_combout ;
wire \my_processor|ALUOper|ShiftRight0~95_combout ;
wire \my_processor|ALUOper|ShiftLeft0~42_combout ;
wire \my_processor|ALUOper|ShiftLeft0~65_combout ;
wire \my_processor|ALUOper|ShiftLeft0~66_combout ;
wire \my_processor|ALUOper|ShiftLeft0~67_combout ;
wire \my_processor|ALUOper|ShiftLeft0~68_combout ;
wire \my_processor|data_writeReg[13]~169_combout ;
wire \my_processor|ALUOper|ShiftRight0~80_combout ;
wire \my_processor|data_writeReg[13]~170_combout ;
wire \my_processor|data_writeReg[13]~171_combout ;
wire \my_processor|data_writeReg[13]~172_combout ;
wire \my_processor|data_writeReg[13]~173_combout ;
wire \my_processor|getBRes|Add0~25 ;
wire \my_processor|getBRes|Add0~26_combout ;
wire \my_processor|npcRes[13]~95_combout ;
wire \my_processor|npcRes[13]~94_combout ;
wire \my_processor|npcRes[13]~96_combout ;
wire \my_processor|npcRes[13]~92_combout ;
wire \my_processor|npcRes[13]~91_combout ;
wire \my_processor|npcRes[13]~93_combout ;
wire \my_processor|npcRes[13]~97_combout ;
wire \my_processor|getNPC|Add0~25 ;
wire \my_processor|getNPC|Add0~26_combout ;
wire \my_processor|data_writeReg[13]~174_combout ;
wire \my_processor|data_writeReg[13]~175_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder_combout ;
wire \my_regfile|data_readRegB[13]~388_combout ;
wire \my_regfile|data_readRegB[13]~389_combout ;
wire \my_regfile|data_readRegB[13]~381_combout ;
wire \my_regfile|data_readRegB[13]~382_combout ;
wire \my_regfile|data_readRegB[13]~383_combout ;
wire \my_regfile|data_readRegB[13]~384_combout ;
wire \my_regfile|data_readRegB[13]~385_combout ;
wire \my_regfile|data_readRegB[13]~386_combout ;
wire \my_regfile|data_readRegB[13]~387_combout ;
wire \my_regfile|data_readRegB[13]~375_combout ;
wire \my_regfile|data_readRegB[13]~376_combout ;
wire \my_regfile|data_readRegB[13]~373_combout ;
wire \my_regfile|data_readRegB[13]~374_combout ;
wire \my_regfile|data_readRegB[13]~377_combout ;
wire \my_regfile|data_readRegB[13]~378_combout ;
wire \my_regfile|data_readRegB[13]~379_combout ;
wire \my_regfile|data_readRegB[13]~371_combout ;
wire \my_regfile|data_readRegB[13]~372_combout ;
wire \my_regfile|data_readRegB[13]~380_combout ;
wire \my_regfile|data_readRegB[13]~390_combout ;
wire \my_processor|dataB[13]~18_combout ;
wire \my_processor|ALUOper|Add1~27 ;
wire \my_processor|ALUOper|Add1~28_combout ;
wire \my_processor|ALUOper|ShiftRight0~85_combout ;
wire \my_processor|ALUOper|ShiftRight0~83_combout ;
wire \my_processor|ALUOper|ShiftRight0~84_combout ;
wire \my_processor|ALUOper|ShiftRight0~96_combout ;
wire \my_processor|ALUOper|ShiftLeft0~69_combout ;
wire \my_processor|ALUOper|ShiftLeft0~15_combout ;
wire \my_processor|ALUOper|ShiftLeft0~70_combout ;
wire \my_processor|ALUOper|ShiftLeft0~71_combout ;
wire \my_processor|ALUOper|ShiftLeft0~72_combout ;
wire \my_processor|data_writeReg[14]~176_combout ;
wire \my_processor|data_writeReg[14]~177_combout ;
wire \my_processor|data_writeReg[14]~179_combout ;
wire \my_processor|npcRes[14]~101_combout ;
wire \my_processor|getBRes|Add0~27 ;
wire \my_processor|getBRes|Add0~28_combout ;
wire \my_processor|npcRes[14]~102_combout ;
wire \my_processor|npcRes[14]~103_combout ;
wire \my_processor|npcRes[14]~99_combout ;
wire \my_processor|npcRes[14]~98_combout ;
wire \my_processor|npcRes[14]~100_combout ;
wire \my_processor|npcRes[14]~104_combout ;
wire \my_processor|getNPC|Add0~27 ;
wire \my_processor|getNPC|Add0~28_combout ;
wire \my_processor|data_writeReg[14]~180_combout ;
wire \my_processor|ALUOper|Add0~27 ;
wire \my_processor|ALUOper|Add0~28_combout ;
wire \my_processor|data[14]~33_combout ;
wire \my_regfile|data_readRegA[15]~441_combout ;
wire \my_regfile|data_readRegA[15]~440_combout ;
wire \my_regfile|data_readRegA[15]~437_combout ;
wire \my_regfile|data_readRegA[15]~438_combout ;
wire \my_regfile|data_readRegA[15]~439_combout ;
wire \my_regfile|data_readRegA[15]~442_combout ;
wire \my_regfile|data_readRegA[15]~443_combout ;
wire \my_regfile|data_readRegA[15]~444_combout ;
wire \my_regfile|data_readRegA[15]~445_combout ;
wire \my_processor|data[15]~34_combout ;
wire \my_processor|data_writeReg[14]~181_combout ;
wire \my_processor|data_writeReg[14]~182_combout ;
wire \my_regfile|data_readRegB[14]~351_combout ;
wire \my_regfile|data_readRegB[14]~352_combout ;
wire \my_regfile|data_readRegB[14]~368_combout ;
wire \my_regfile|data_readRegB[14]~369_combout ;
wire \my_regfile|data_readRegB[14]~363_combout ;
wire \my_regfile|data_readRegB[14]~364_combout ;
wire \my_regfile|data_readRegB[14]~365_combout ;
wire \my_regfile|data_readRegB[14]~366_combout ;
wire \my_regfile|data_readRegB[14]~360_combout ;
wire \my_regfile|data_readRegB[14]~361_combout ;
wire \my_regfile|data_readRegB[14]~353_combout ;
wire \my_regfile|data_readRegB[14]~354_combout ;
wire \my_regfile|data_readRegB[14]~357_combout ;
wire \my_regfile|data_readRegB[14]~358_combout ;
wire \my_regfile|data_readRegB[14]~355_combout ;
wire \my_regfile|data_readRegB[14]~356_combout ;
wire \my_regfile|data_readRegB[14]~359_combout ;
wire \my_regfile|data_readRegB[14]~362_combout ;
wire \my_regfile|data_readRegB[14]~367_combout ;
wire \my_regfile|data_readRegB[14]~370_combout ;
wire \my_processor|dataB[14]~17_combout ;
wire \my_processor|ALUOper|Add0~29 ;
wire \my_processor|ALUOper|Add0~30_combout ;
wire \my_processor|ALUOper|Add1~30_combout ;
wire \my_processor|ALUOper|ShiftRight0~69_combout ;
wire \my_processor|ALUOper|ShiftRight0~73_combout ;
wire \my_processor|ALUOper|ShiftRight0~87_combout ;
wire \my_processor|ALUOper|ShiftRight0~66_combout ;
wire \my_processor|ALUOper|ShiftRight0~68_combout ;
wire \my_processor|ALUOper|ShiftRight0~88_combout ;
wire \my_processor|ALUOper|ShiftLeft0~6_combout ;
wire \my_processor|ALUOper|ShiftLeft0~7_combout ;
wire \my_processor|ALUOper|ShiftLeft0~10_combout ;
wire \my_processor|ALUOper|ShiftLeft0~11_combout ;
wire \my_processor|ALUOper|ShiftLeft0~17_combout ;
wire \my_processor|ALUOper|ShiftLeft0~14_combout ;
wire \my_processor|ALUOper|ShiftLeft0~18_combout ;
wire \my_processor|ALUOper|ShiftLeft0~73_combout ;
wire \my_processor|data_writeReg[15]~183_combout ;
wire \my_processor|data_writeReg[15]~184_combout ;
wire \my_processor|data_writeReg[15]~185_combout ;
wire \my_processor|data_writeReg[15]~186_combout ;
wire \my_processor|data_writeReg[15]~187_combout ;
wire \my_processor|data_writeReg[15]~188_combout ;
wire \my_processor|data_writeReg[15]~189_combout ;
wire \my_regfile|data_readRegA[15]~430_combout ;
wire \my_regfile|data_readRegA[15]~431_combout ;
wire \my_regfile|data_readRegA[15]~432_combout ;
wire \my_regfile|data_readRegA[15]~434_combout ;
wire \my_regfile|data_readRegA[15]~433_combout ;
wire \my_regfile|data_readRegA[15]~435_combout ;
wire \my_regfile|data_readRegA[15]~797_combout ;
wire \my_regfile|data_readRegA[15]~427_combout ;
wire \my_regfile|data_readRegA[15]~426_combout ;
wire \my_regfile|data_readRegA[15]~425_combout ;
wire \my_regfile|data_readRegA[15]~428_combout ;
wire \my_regfile|data_readRegA[15]~429_combout ;
wire \my_regfile|data_readRegA[15]~436_combout ;
wire \my_regfile|data_readRegA[15]~446_combout ;
wire \my_processor|npcRes[15]~106_combout ;
wire \my_processor|getBRes|Add0~29 ;
wire \my_processor|getBRes|Add0~30_combout ;
wire \my_processor|npcRes[15]~105_combout ;
wire \my_processor|npcRes[15]~107_combout ;
wire \my_processor|npcRes[15]~108_combout ;
wire \my_processor|npcRes[15]~109_combout ;
wire \my_processor|npcRes[15]~110_combout ;
wire \my_processor|npcRes[15]~111_combout ;
wire \my_processor|getNPC|Add0~29 ;
wire \my_processor|getNPC|Add0~30_combout ;
wire \my_processor|getBRes|Add0~31 ;
wire \my_processor|getBRes|Add0~32_combout ;
wire \my_processor|npcRes[16]~116_combout ;
wire \my_processor|npcRes[16]~115_combout ;
wire \my_processor|npcRes[16]~117_combout ;
wire \my_processor|npcRes[16]~113_combout ;
wire \my_processor|npcRes[16]~112_combout ;
wire \my_processor|npcRes[16]~114_combout ;
wire \my_processor|npcRes[16]~118_combout ;
wire \my_processor|getNPC|Add0~31 ;
wire \my_processor|getNPC|Add0~32_combout ;
wire \my_processor|getBRes|Add0~33 ;
wire \my_processor|getBRes|Add0~34_combout ;
wire \my_processor|npcRes[17]~119_combout ;
wire \my_processor|npcRes[17]~121_combout ;
wire \my_processor|npcRes[17]~123_combout ;
wire \my_processor|npcRes[17]~122_combout ;
wire \my_processor|npcRes[17]~124_combout ;
wire \my_processor|npcRes[17]~125_combout ;
wire \my_processor|getNPC|Add0~33 ;
wire \my_processor|getNPC|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~202_combout ;
wire \my_processor|dataB[17]~14_combout ;
wire \my_processor|ALUOper|Add0~33 ;
wire \my_processor|ALUOper|Add0~34_combout ;
wire \my_processor|data_writeReg[17]~203_combout ;
wire \my_processor|data_writeReg[17]~205_combout ;
wire \my_processor|ALUOper|Add1~33 ;
wire \my_processor|ALUOper|Add1~34_combout ;
wire \my_processor|ALUOper|ShiftLeft0~107_combout ;
wire \my_processor|ALUOper|ShiftLeft0~78_combout ;
wire \my_processor|ALUOper|ShiftLeft0~79_combout ;
wire \my_processor|ALUOper|ShiftLeft0~80_combout ;
wire \my_processor|data_writeReg[17]~206_combout ;
wire \my_processor|data_writeReg[17]~207_combout ;
wire \my_processor|data_writeReg[17]~208_combout ;
wire \my_processor|data_writeReg[17]~209_combout ;
wire \my_processor|data_writeReg[17]~204_combout ;
wire \my_processor|data_writeReg[17]~210_combout ;
wire \my_processor|data_writeReg[17]~331_combout ;
wire \my_processor|data_writeReg[17]~211_combout ;
wire \my_processor|data_writeReg[17]~212_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ;
wire \my_regfile|data_readRegB[17]~301_combout ;
wire \my_regfile|data_readRegB[17]~302_combout ;
wire \my_regfile|data_readRegB[17]~303_combout ;
wire \my_regfile|data_readRegB[17]~304_combout ;
wire \my_regfile|data_readRegB[17]~305_combout ;
wire \my_regfile|data_readRegB[17]~306_combout ;
wire \my_regfile|data_readRegB[17]~307_combout ;
wire \my_regfile|data_readRegB[17]~308_combout ;
wire \my_regfile|data_readRegB[17]~309_combout ;
wire \my_regfile|data_readRegB[17]~291_combout ;
wire \my_regfile|data_readRegB[17]~292_combout ;
wire \my_regfile|data_readRegB[17]~298_combout ;
wire \my_regfile|data_readRegB[17]~299_combout ;
wire \my_regfile|data_readRegB[17]~295_combout ;
wire \my_regfile|data_readRegB[17]~296_combout ;
wire \my_regfile|data_readRegB[17]~293_combout ;
wire \my_regfile|data_readRegB[17]~294_combout ;
wire \my_regfile|data_readRegB[17]~297_combout ;
wire \my_regfile|data_readRegB[17]~300_combout ;
wire \my_regfile|data_readRegB[17]~310_combout ;
wire \my_processor|dataA[17]~14_combout ;
wire \my_processor|ALUOper|ShiftRight0~12_combout ;
wire \my_processor|ALUOper|ShiftRight0~36_combout ;
wire \my_processor|ALUOper|ShiftRight0~37_combout ;
wire \my_processor|ALUOper|ShiftRight0~38_combout ;
wire \my_processor|ALUOper|ShiftRight0~44_combout ;
wire \my_processor|data_writeReg[1]~43_combout ;
wire \my_processor|data_writeReg[1]~44_combout ;
wire \my_processor|ALUOper|ShiftRight0~45_combout ;
wire \my_processor|ALUOper|ShiftRight0~46_combout ;
wire \my_processor|ALUOper|ShiftRight0~47_combout ;
wire \my_processor|data_writeReg[1]~45_combout ;
wire \my_processor|data_writeReg[1]~46_combout ;
wire \my_processor|data_writeReg[1]~47_combout ;
wire \my_processor|data_writeReg[1]~48_combout ;
wire \my_processor|data_writeReg[1]~49_combout ;
wire \my_processor|data_writeReg[1]~50_combout ;
wire \my_processor|data_writeReg[1]~51_combout ;
wire \my_processor|data_writeReg[1]~52_combout ;
wire \my_processor|data[0]~46_combout ;
wire \my_processor|data[1]~47_combout ;
wire \my_processor|data_writeReg[1]~53_combout ;
wire \my_processor|data_writeReg[1]~54_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~628_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~629_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~613_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~614_combout ;
wire \my_regfile|data_readRegB[1]~615_combout ;
wire \my_regfile|data_readRegB[1]~616_combout ;
wire \my_regfile|data_readRegB[1]~617_combout ;
wire \my_regfile|data_readRegB[1]~611_combout ;
wire \my_regfile|data_readRegB[1]~612_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~618_combout ;
wire \my_regfile|data_readRegB[1]~619_combout ;
wire \my_regfile|data_readRegB[1]~620_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~621_combout ;
wire \my_regfile|data_readRegB[1]~622_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder_combout ;
wire \my_regfile|data_readRegB[1]~623_combout ;
wire \my_regfile|data_readRegB[1]~624_combout ;
wire \my_regfile|data_readRegB[1]~625_combout ;
wire \my_regfile|data_readRegB[1]~626_combout ;
wire \my_regfile|data_readRegB[1]~627_combout ;
wire \my_regfile|data_readRegB[1]~630_combout ;
wire \my_processor|dataA[1]~30_combout ;
wire \my_processor|ALUOper|ShiftLeft0~32_combout ;
wire \my_processor|ALUOper|ShiftLeft0~33_combout ;
wire \my_processor|ALUOper|ShiftLeft0~106_combout ;
wire \my_processor|ALUOper|ShiftLeft0~23_combout ;
wire \my_processor|ALUOper|ShiftLeft0~81_combout ;
wire \my_processor|ALUOper|ShiftLeft0~82_combout ;
wire \my_processor|data_writeReg[18]~213_combout ;
wire \my_processor|ALUOper|ShiftRight0~57_combout ;
wire \my_processor|data_writeReg[18]~214_combout ;
wire \my_processor|ALUOper|Add1~35 ;
wire \my_processor|ALUOper|Add1~36_combout ;
wire \my_processor|data_writeReg[18]~216_combout ;
wire \my_processor|ALUOper|Add0~35 ;
wire \my_processor|ALUOper|Add0~36_combout ;
wire \my_regfile|data_readRegA[18]~374_combout ;
wire \my_regfile|data_readRegA[18]~375_combout ;
wire \my_regfile|data_readRegA[18]~372_combout ;
wire \my_regfile|data_readRegA[18]~794_combout ;
wire \my_regfile|data_readRegA[18]~373_combout ;
wire \my_regfile|data_readRegA[18]~376_combout ;
wire \my_regfile|data_readRegA[18]~377_combout ;
wire \my_regfile|data_readRegA[18]~378_combout ;
wire \my_regfile|data_readRegA[18]~379_combout ;
wire \my_processor|data[18]~35_combout ;
wire \my_processor|data[19]~36_combout ;
wire \my_processor|data_writeReg[18]~217_combout ;
wire \my_processor|data_writeReg[18]~218_combout ;
wire \my_processor|data_writeReg[18]~220_combout ;
wire \my_regfile|data_readRegA[18]~361_combout ;
wire \my_regfile|data_readRegA[18]~362_combout ;
wire \my_regfile|data_readRegA[18]~793_combout ;
wire \my_regfile|data_readRegA[18]~360_combout ;
wire \my_regfile|data_readRegA[18]~363_combout ;
wire \my_regfile|data_readRegA[18]~365_combout ;
wire \my_regfile|data_readRegA[18]~364_combout ;
wire \my_regfile|data_readRegA[18]~367_combout ;
wire \my_regfile|data_readRegA[18]~368_combout ;
wire \my_regfile|data_readRegA[18]~369_combout ;
wire \my_regfile|data_readRegA[18]~366_combout ;
wire \my_regfile|data_readRegA[18]~370_combout ;
wire \my_regfile|data_readRegA[18]~371_combout ;
wire \my_regfile|data_readRegA[18]~380_combout ;
wire \my_processor|getBRes|Add0~35 ;
wire \my_processor|getBRes|Add0~36_combout ;
wire \my_processor|npcRes[18]~130_combout ;
wire \my_processor|npcRes[18]~129_combout ;
wire \my_processor|npcRes[18]~131_combout ;
wire \my_processor|npcRes[18]~127_combout ;
wire \my_processor|npcRes[18]~126_combout ;
wire \my_processor|npcRes[18]~128_combout ;
wire \my_processor|npcRes[18]~132_combout ;
wire \my_processor|getNPC|Add0~35 ;
wire \my_processor|getNPC|Add0~36_combout ;
wire \my_processor|getBRes|Add0~37 ;
wire \my_processor|getBRes|Add0~38_combout ;
wire \my_processor|npcRes[19]~137_combout ;
wire \my_processor|npcRes[19]~138_combout ;
wire \my_processor|npcRes[19]~134_combout ;
wire \my_processor|npcRes[19]~133_combout ;
wire \my_processor|npcRes[19]~135_combout ;
wire \my_processor|npcRes[19]~139_combout ;
wire \my_processor|getNPC|Add0~37 ;
wire \my_processor|getNPC|Add0~38_combout ;
wire \my_processor|data_writeReg[19]~221_combout ;
wire \my_processor|ALUOper|ShiftLeft0~24_combout ;
wire \my_processor|ALUOper|ShiftLeft0~25_combout ;
wire \my_processor|ALUOper|ShiftLeft0~83_combout ;
wire \my_processor|data_writeReg[3]~56_combout ;
wire \my_processor|ALUOper|ShiftLeft0~34_combout ;
wire \my_processor|data_writeReg[19]~222_combout ;
wire \my_processor|ALUOper|ShiftRight0~70_combout ;
wire \my_processor|ALUOper|ShiftRight0~67_combout ;
wire \my_processor|ALUOper|ShiftRight0~71_combout ;
wire \my_processor|ALUOper|ShiftLeft0~59_combout ;
wire \my_processor|data_writeReg[19]~223_combout ;
wire \my_processor|dataB[19]~12_combout ;
wire \my_processor|ALUOper|Add1~37 ;
wire \my_processor|ALUOper|Add1~38_combout ;
wire \my_processor|data_writeReg[19]~224_combout ;
wire \my_processor|data_writeReg[19]~225_combout ;
wire \my_processor|ALUOper|Add0~37 ;
wire \my_processor|ALUOper|Add0~38_combout ;
wire \my_processor|data_writeReg[19]~226_combout ;
wire \my_processor|data_writeReg[19]~227_combout ;
wire \my_processor|data_writeReg[19]~228_combout ;
wire \my_regfile|data_readRegB[19]~268_combout ;
wire \my_regfile|data_readRegB[19]~269_combout ;
wire \my_regfile|data_readRegB[19]~251_combout ;
wire \my_regfile|data_readRegB[19]~252_combout ;
wire \my_regfile|data_readRegB[19]~258_combout ;
wire \my_regfile|data_readRegB[19]~259_combout ;
wire \my_regfile|data_readRegB[19]~253_combout ;
wire \my_regfile|data_readRegB[19]~254_combout ;
wire \my_regfile|data_readRegB[19]~255_combout ;
wire \my_regfile|data_readRegB[19]~256_combout ;
wire \my_regfile|data_readRegB[19]~257_combout ;
wire \my_regfile|data_readRegB[19]~260_combout ;
wire \my_regfile|data_readRegB[19]~261_combout ;
wire \my_regfile|data_readRegB[19]~262_combout ;
wire \my_regfile|data_readRegB[19]~263_combout ;
wire \my_regfile|data_readRegB[19]~264_combout ;
wire \my_regfile|data_readRegB[19]~265_combout ;
wire \my_regfile|data_readRegB[19]~266_combout ;
wire \my_regfile|data_readRegB[19]~267_combout ;
wire \my_regfile|data_readRegB[19]~270_combout ;
wire \my_processor|dataA[19]~12_combout ;
wire \my_processor|ALUOper|Add1~39 ;
wire \my_processor|ALUOper|Add1~40_combout ;
wire \my_processor|data_writeReg[20]~234_combout ;
wire \my_processor|npcRes[20]~141_combout ;
wire \my_processor|getBRes|Add0~39 ;
wire \my_processor|getBRes|Add0~40_combout ;
wire \my_processor|npcRes[20]~140_combout ;
wire \my_processor|npcRes[20]~142_combout ;
wire \my_processor|npcRes[20]~144_combout ;
wire \my_processor|npcRes[20]~143_combout ;
wire \my_processor|npcRes[20]~145_combout ;
wire \my_processor|npcRes[20]~146_combout ;
wire \my_processor|getNPC|Add0~39 ;
wire \my_processor|getNPC|Add0~40_combout ;
wire \my_processor|data_writeReg[20]~229_combout ;
wire \my_processor|ALUOper|ShiftLeft0~84_combout ;
wire \my_processor|ALUOper|ShiftLeft0~85_combout ;
wire \my_processor|ALUOper|ShiftLeft0~86_combout ;
wire \my_processor|data_writeReg[20]~230_combout ;
wire \my_processor|data_writeReg[20]~231_combout ;
wire \my_processor|data_writeReg[20]~232_combout ;
wire \my_processor|data_writeReg[20]~235_combout ;
wire \my_processor|ALUOper|Add0~39 ;
wire \my_processor|ALUOper|Add0~40_combout ;
wire \my_processor|data_writeReg[20]~236_combout ;
wire \my_processor|data_writeReg[20]~237_combout ;
wire \my_processor|data_writeReg[20]~239_combout ;
wire \my_processor|data_writeReg[20]~240_combout ;
wire \my_regfile|data_readRegA[21]~307_combout ;
wire \my_regfile|data_readRegA[21]~306_combout ;
wire \my_regfile|data_readRegA[21]~308_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~310_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~312_combout ;
wire \my_regfile|data_readRegA[21]~311_combout ;
wire \my_regfile|data_readRegA[21]~313_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegA[21]~309_combout ;
wire \my_regfile|data_readRegA[21]~314_combout ;
wire \my_processor|data[21]~38_combout ;
wire \my_processor|data_writeReg[20]~238_combout ;
wire \my_processor|data_writeReg[20]~241_combout ;
wire \my_regfile|data_readRegA[20]~334_combout ;
wire \my_regfile|data_readRegA[20]~333_combout ;
wire \my_regfile|data_readRegA[20]~335_combout ;
wire \my_regfile|data_readRegA[20]~331_combout ;
wire \my_regfile|data_readRegA[20]~332_combout ;
wire \my_regfile|data_readRegA[20]~328_combout ;
wire \my_regfile|data_readRegA[20]~329_combout ;
wire \my_regfile|data_readRegA[20]~330_combout ;
wire \my_regfile|data_readRegA[20]~336_combout ;
wire \my_processor|data[20]~37_combout ;
wire \my_processor|getBRes|Add0~41 ;
wire \my_processor|getBRes|Add0~42_combout ;
wire \my_processor|npcRes[21]~151_combout ;
wire \my_processor|npcRes[21]~150_combout ;
wire \my_processor|npcRes[21]~152_combout ;
wire \my_processor|npcRes[21]~148_combout ;
wire \my_processor|npcRes[21]~147_combout ;
wire \my_processor|npcRes[21]~149_combout ;
wire \my_processor|npcRes[21]~153_combout ;
wire \my_processor|getNPC|Add0~41 ;
wire \my_processor|getNPC|Add0~42_combout ;
wire \my_processor|data_writeReg[21]~242_combout ;
wire \my_regfile|data_readRegB[21]~228_combout ;
wire \my_regfile|data_readRegB[21]~229_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegB[21]~223_combout ;
wire \my_regfile|data_readRegB[21]~224_combout ;
wire \my_regfile|data_readRegB[21]~225_combout ;
wire \my_regfile|data_readRegB[21]~226_combout ;
wire \my_regfile|data_readRegB[21]~221_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegB[21]~222_combout ;
wire \my_regfile|data_readRegB[21]~227_combout ;
wire \my_regfile|data_readRegB[21]~215_combout ;
wire \my_regfile|data_readRegB[21]~216_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegB[21]~213_combout ;
wire \my_regfile|data_readRegB[21]~214_combout ;
wire \my_regfile|data_readRegB[21]~217_combout ;
wire \my_regfile|data_readRegB[21]~218_combout ;
wire \my_regfile|data_readRegB[21]~219_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ;
wire \my_regfile|data_readRegB[21]~211_combout ;
wire \my_regfile|data_readRegB[21]~212_combout ;
wire \my_regfile|data_readRegB[21]~220_combout ;
wire \my_regfile|data_readRegB[21]~230_combout ;
wire \my_processor|dataB[21]~10_combout ;
wire \my_processor|data_writeReg[21]~244_combout ;
wire \my_processor|ALUOper|Add1~41 ;
wire \my_processor|ALUOper|Add1~42_combout ;
wire \my_processor|ALUOper|ShiftRight0~82_combout ;
wire \my_processor|ALUOper|ShiftLeft0~87_combout ;
wire \my_processor|ALUOper|ShiftLeft0~88_combout ;
wire \my_processor|ALUOper|ShiftLeft0~89_combout ;
wire \my_processor|ALUOper|ShiftLeft0~43_combout ;
wire \my_processor|data_writeReg[21]~245_combout ;
wire \my_processor|data_writeReg[21]~246_combout ;
wire \my_processor|data_writeReg[21]~247_combout ;
wire \my_processor|data_writeReg[21]~248_combout ;
wire \my_processor|ALUOper|Add0~41 ;
wire \my_processor|ALUOper|Add0~42_combout ;
wire \my_processor|data_writeReg[21]~243_combout ;
wire \my_processor|data_writeReg[21]~249_combout ;
wire \my_processor|data_writeReg[21]~250_combout ;
wire \my_processor|data_writeReg[21]~251_combout ;
wire \my_processor|data_writeReg[21]~252_combout ;
wire \my_regfile|data_readRegA[21]~299_combout ;
wire \my_regfile|data_readRegA[21]~303_combout ;
wire \my_regfile|data_readRegA[21]~300_combout ;
wire \my_regfile|data_readRegA[21]~302_combout ;
wire \my_regfile|data_readRegA[21]~301_combout ;
wire \my_regfile|data_readRegA[21]~304_combout ;
wire \my_regfile|data_readRegA[21]~296_combout ;
wire \my_regfile|data_readRegA[21]~295_combout ;
wire \my_regfile|data_readRegA[21]~790_combout ;
wire \my_regfile|data_readRegA[21]~294_combout ;
wire \my_regfile|data_readRegA[21]~297_combout ;
wire \my_regfile|data_readRegA[21]~298_combout ;
wire \my_regfile|data_readRegA[21]~305_combout ;
wire \my_regfile|data_readRegA[21]~315_combout ;
wire \my_processor|dataA[21]~10_combout ;
wire \my_processor|ALUOper|Add1~43 ;
wire \my_processor|ALUOper|Add1~45 ;
wire \my_processor|ALUOper|Add1~47 ;
wire \my_processor|ALUOper|Add1~49 ;
wire \my_processor|ALUOper|Add1~51 ;
wire \my_processor|ALUOper|Add1~53 ;
wire \my_processor|ALUOper|Add1~54_combout ;
wire \my_processor|ALUOper|Selector4~2_combout ;
wire \my_processor|data_writeReg[27]~297_combout ;
wire \my_processor|ALUOper|ShiftRight0~93_combout ;
wire \my_processor|ALUOper|ShiftLeft0~20_combout ;
wire \my_processor|ALUOper|ShiftLeft0~19_combout ;
wire \my_processor|ALUOper|ShiftLeft0~21_combout ;
wire \my_processor|ALUOper|ShiftLeft0~26_combout ;
wire \my_processor|ALUOper|ShiftLeft0~27_combout ;
wire \my_processor|ALUOper|ShiftLeft0~28_combout ;
wire \my_processor|ALUOper|ShiftLeft0~99_combout ;
wire \my_processor|ALUOper|ShiftLeft0~100_combout ;
wire \my_processor|ALUOper|ShiftLeft0~60_combout ;
wire \my_processor|ALUOper|Selector4~0_combout ;
wire \my_processor|ALUOper|Selector4~1_combout ;
wire \my_processor|data_writeReg[27]~298_combout ;
wire \my_processor|data_writeReg[27]~299_combout ;
wire \my_processor|data[26]~57_combout ;
wire \my_processor|data[27]~43_combout ;
wire \my_processor|data_writeReg[27]~337_combout ;
wire \my_processor|data_writeReg[27]~338_combout ;
wire \my_regfile|data_readRegB[27]~108_combout ;
wire \my_regfile|data_readRegB[27]~109_combout ;
wire \my_regfile|data_readRegB[27]~101_combout ;
wire \my_regfile|data_readRegB[27]~102_combout ;
wire \my_regfile|data_readRegB[27]~103_combout ;
wire \my_regfile|data_readRegB[27]~104_combout ;
wire \my_regfile|data_readRegB[27]~105_combout ;
wire \my_regfile|data_readRegB[27]~106_combout ;
wire \my_regfile|data_readRegB[27]~107_combout ;
wire \my_regfile|data_readRegB[27]~95_combout ;
wire \my_regfile|data_readRegB[27]~96_combout ;
wire \my_regfile|data_readRegB[27]~93_combout ;
wire \my_regfile|data_readRegB[27]~94_combout ;
wire \my_regfile|data_readRegB[27]~97_combout ;
wire \my_regfile|data_readRegB[27]~91_combout ;
wire \my_regfile|data_readRegB[27]~92_combout ;
wire \my_regfile|data_readRegB[27]~98_combout ;
wire \my_regfile|data_readRegB[27]~99_combout ;
wire \my_regfile|data_readRegB[27]~100_combout ;
wire \my_regfile|data_readRegB[27]~110_combout ;
wire \my_processor|dataB[27]~4_combout ;
wire \my_processor|ALUOper|LessThan0~1_cout ;
wire \my_processor|ALUOper|LessThan0~3_cout ;
wire \my_processor|ALUOper|LessThan0~5_cout ;
wire \my_processor|ALUOper|LessThan0~7_cout ;
wire \my_processor|ALUOper|LessThan0~9_cout ;
wire \my_processor|ALUOper|LessThan0~11_cout ;
wire \my_processor|ALUOper|LessThan0~13_cout ;
wire \my_processor|ALUOper|LessThan0~15_cout ;
wire \my_processor|ALUOper|LessThan0~17_cout ;
wire \my_processor|ALUOper|LessThan0~19_cout ;
wire \my_processor|ALUOper|LessThan0~21_cout ;
wire \my_processor|ALUOper|LessThan0~23_cout ;
wire \my_processor|ALUOper|LessThan0~25_cout ;
wire \my_processor|ALUOper|LessThan0~27_cout ;
wire \my_processor|ALUOper|LessThan0~29_cout ;
wire \my_processor|ALUOper|LessThan0~31_cout ;
wire \my_processor|ALUOper|LessThan0~33_cout ;
wire \my_processor|ALUOper|LessThan0~35_cout ;
wire \my_processor|ALUOper|LessThan0~37_cout ;
wire \my_processor|ALUOper|LessThan0~39_cout ;
wire \my_processor|ALUOper|LessThan0~41_cout ;
wire \my_processor|ALUOper|LessThan0~43_cout ;
wire \my_processor|ALUOper|LessThan0~45_cout ;
wire \my_processor|ALUOper|LessThan0~47_cout ;
wire \my_processor|ALUOper|LessThan0~49_cout ;
wire \my_processor|ALUOper|LessThan0~51_cout ;
wire \my_processor|ALUOper|LessThan0~53_cout ;
wire \my_processor|ALUOper|LessThan0~55_cout ;
wire \my_processor|ALUOper|LessThan0~57_cout ;
wire \my_processor|ALUOper|LessThan0~59_cout ;
wire \my_processor|ALUOper|LessThan0~61_cout ;
wire \my_processor|ALUOper|LessThan0~62_combout ;
wire \my_processor|getBRes|Add0~43 ;
wire \my_processor|getBRes|Add0~44_combout ;
wire \my_processor|npcRes[22]~154_combout ;
wire \my_processor|npcRes[22]~156_combout ;
wire \my_processor|npcRes[22]~158_combout ;
wire \my_processor|npcRes[22]~157_combout ;
wire \my_processor|npcRes[22]~159_combout ;
wire \my_processor|npcRes[22]~160_combout ;
wire \my_processor|getNPC|Add0~43 ;
wire \my_processor|getNPC|Add0~44_combout ;
wire \my_processor|data_writeReg[22]~253_combout ;
wire \my_processor|data[23]~40_combout ;
wire \my_processor|data_writeReg[22]~256_combout ;
wire \my_processor|ALUOper|ShiftLeft0~90_combout ;
wire \my_processor|ALUOper|ShiftLeft0~91_combout ;
wire \my_processor|data_writeReg[22]~254_combout ;
wire \my_processor|ALUOper|ShiftRight0~86_combout ;
wire \my_processor|ALUOper|ShiftLeft0~45_combout ;
wire \my_processor|data_writeReg[22]~255_combout ;
wire \my_processor|ALUOper|Add1~44_combout ;
wire \my_processor|data_writeReg[22]~257_combout ;
wire \my_processor|ALUOper|Add0~43 ;
wire \my_processor|ALUOper|Add0~44_combout ;
wire \my_processor|data_writeReg[22]~258_combout ;
wire \my_processor|data_writeReg[22]~259_combout ;
wire \my_processor|data_writeReg[22]~260_combout ;
wire \my_processor|data_writeReg[22]~261_combout ;
wire \my_processor|data_writeReg[22]~262_combout ;
wire \my_processor|data_writeReg[22]~263_combout ;
wire \my_regfile|data_readRegA[22]~281_combout ;
wire \my_regfile|data_readRegA[22]~278_combout ;
wire \my_regfile|data_readRegA[22]~279_combout ;
wire \my_regfile|data_readRegA[22]~280_combout ;
wire \my_regfile|data_readRegA[22]~282_combout ;
wire \my_regfile|data_readRegA[22]~276_combout ;
wire \my_regfile|data_readRegA[22]~272_combout ;
wire \my_regfile|data_readRegA[22]~273_combout ;
wire \my_regfile|data_readRegA[22]~274_combout ;
wire \my_regfile|data_readRegA[22]~789_combout ;
wire \my_regfile|data_readRegA[22]~275_combout ;
wire \my_regfile|data_readRegA[22]~277_combout ;
wire \my_regfile|data_readRegA[22]~283_combout ;
wire \my_processor|data[22]~39_combout ;
wire \my_processor|npcRes[23]~162_combout ;
wire \my_processor|getBRes|Add0~45 ;
wire \my_processor|getBRes|Add0~46_combout ;
wire \my_processor|npcRes[23]~161_combout ;
wire \my_processor|npcRes[23]~163_combout ;
wire \my_processor|npcRes[23]~164_combout ;
wire \my_processor|npcRes[23]~165_combout ;
wire \my_processor|npcRes[23]~166_combout ;
wire \my_processor|npcRes[23]~167_combout ;
wire \my_processor|getNPC|Add0~45 ;
wire \my_processor|getNPC|Add0~46_combout ;
wire \my_processor|data_writeReg[23]~264_combout ;
wire \my_processor|data_writeReg[23]~266_combout ;
wire \my_processor|ALUOper|Add1~46_combout ;
wire \my_processor|ALUOper|ShiftRight0~89_combout ;
wire \my_processor|ALUOper|ShiftLeft0~46_combout ;
wire \my_processor|ALUOper|ShiftLeft0~29_combout ;
wire \my_processor|data_writeReg[23]~267_combout ;
wire \my_processor|data_writeReg[23]~268_combout ;
wire \my_processor|data_writeReg[23]~269_combout ;
wire \my_processor|data_writeReg[23]~270_combout ;
wire \my_processor|ALUOper|Add0~45 ;
wire \my_processor|ALUOper|Add0~46_combout ;
wire \my_processor|data_writeReg[23]~265_combout ;
wire \my_processor|data_writeReg[23]~271_combout ;
wire \my_processor|data_writeReg[23]~273_combout ;
wire \my_processor|data_writeReg[23]~272_combout ;
wire \my_processor|data_writeReg[23]~274_combout ;
wire \my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder_combout ;
wire \my_regfile|data_readRegB[23]~188_combout ;
wire \my_regfile|data_readRegB[23]~189_combout ;
wire \my_regfile|data_readRegB[23]~175_combout ;
wire \my_regfile|data_readRegB[23]~176_combout ;
wire \my_regfile|data_readRegB[23]~173_combout ;
wire \my_regfile|data_readRegB[23]~174_combout ;
wire \my_regfile|data_readRegB[23]~177_combout ;
wire \my_regfile|data_readRegB[23]~178_combout ;
wire \my_regfile|data_readRegB[23]~179_combout ;
wire \my_regfile|data_readRegB[23]~171_combout ;
wire \my_regfile|data_readRegB[23]~172_combout ;
wire \my_regfile|data_readRegB[23]~180_combout ;
wire \my_regfile|data_readRegB[23]~181_combout ;
wire \my_regfile|data_readRegB[23]~182_combout ;
wire \my_regfile|data_readRegB[23]~183_combout ;
wire \my_regfile|data_readRegB[23]~184_combout ;
wire \my_regfile|data_readRegB[23]~185_combout ;
wire \my_regfile|data_readRegB[23]~186_combout ;
wire \my_regfile|data_readRegB[23]~187_combout ;
wire \my_regfile|data_readRegB[23]~190_combout ;
wire \my_processor|dataB[23]~8_combout ;
wire \my_processor|ALUOper|Add0~47 ;
wire \my_processor|ALUOper|Add0~48_combout ;
wire \my_processor|data_writeReg[3]~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~47_combout ;
wire \my_processor|ALUOper|ShiftLeft0~51_combout ;
wire \my_processor|ALUOper|ShiftLeft0~92_combout ;
wire \my_processor|ALUOper|ShiftLeft0~93_combout ;
wire \my_processor|data_writeReg[24]~275_combout ;
wire \my_processor|data_writeReg[24]~276_combout ;
wire \my_processor|data_writeReg[3]~325_combout ;
wire \my_processor|ALUOper|ShiftRight0~90_combout ;
wire \my_processor|ALUOper|Add1~48_combout ;
wire \my_processor|data_writeReg[24]~277_combout ;
wire \my_processor|data_writeReg[24]~278_combout ;
wire \my_processor|data_writeReg[24]~280_combout ;
wire \my_regfile|data_readRegA[24]~232_combout ;
wire \my_regfile|data_readRegA[24]~233_combout ;
wire \my_regfile|data_readRegA[24]~230_combout ;
wire \my_regfile|data_readRegA[24]~787_combout ;
wire \my_regfile|data_readRegA[24]~228_combout ;
wire \my_regfile|data_readRegA[24]~229_combout ;
wire \my_regfile|data_readRegA[24]~231_combout ;
wire \my_regfile|data_readRegA[24]~235_combout ;
wire \my_regfile|data_readRegA[24]~234_combout ;
wire \my_regfile|data_readRegA[24]~236_combout ;
wire \my_regfile|data_readRegA[24]~237_combout ;
wire \my_regfile|data_readRegA[24]~238_combout ;
wire \my_regfile|data_readRegA[24]~239_combout ;
wire \my_processor|data[24]~41_combout ;
wire \my_processor|data[25]~42_combout ;
wire \my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder_combout ;
wire \my_regfile|data_readRegA[24]~244_combout ;
wire \my_regfile|data_readRegA[24]~246_combout ;
wire \my_regfile|data_readRegA[24]~245_combout ;
wire \my_regfile|data_readRegA[24]~247_combout ;
wire \my_regfile|data_readRegA[24]~240_combout ;
wire \my_regfile|data_readRegA[24]~241_combout ;
wire \my_regfile|data_readRegA[24]~242_combout ;
wire \my_regfile|data_readRegA[24]~243_combout ;
wire \my_regfile|data_readRegA[24]~248_combout ;
wire \my_regfile|data_readRegA[24]~249_combout ;
wire \my_processor|npcRes[24]~171_combout ;
wire \my_processor|getBRes|Add0~47 ;
wire \my_processor|getBRes|Add0~48_combout ;
wire \my_processor|npcRes[24]~172_combout ;
wire \my_processor|npcRes[24]~173_combout ;
wire \my_processor|npcRes[24]~169_combout ;
wire \my_processor|npcRes[24]~168_combout ;
wire \my_processor|npcRes[24]~170_combout ;
wire \my_processor|npcRes[24]~174_combout ;
wire \my_processor|getNPC|Add0~47 ;
wire \my_processor|getNPC|Add0~48_combout ;
wire \my_processor|getBRes|Add0~49 ;
wire \my_processor|getBRes|Add0~50_combout ;
wire \my_processor|npcRes[25]~179_combout ;
wire \my_processor|npcRes[25]~178_combout ;
wire \my_processor|npcRes[25]~180_combout ;
wire \my_processor|npcRes[25]~176_combout ;
wire \my_processor|npcRes[25]~175_combout ;
wire \my_processor|npcRes[25]~177_combout ;
wire \my_processor|npcRes[25]~181_combout ;
wire \my_processor|getNPC|Add0~49 ;
wire \my_processor|getNPC|Add0~50_combout ;
wire \my_processor|data_writeReg[25]~288_combout ;
wire \my_processor|ALUOper|Add1~50_combout ;
wire \my_processor|data_writeReg[25]~284_combout ;
wire \my_processor|ALUOper|ShiftLeft0~94_combout ;
wire \my_processor|ALUOper|ShiftLeft0~95_combout ;
wire \my_processor|data_writeReg[25]~282_combout ;
wire \my_processor|data_writeReg[25]~283_combout ;
wire \my_processor|data_writeReg[25]~285_combout ;
wire \my_processor|ALUOper|Add0~49 ;
wire \my_processor|ALUOper|Add0~50_combout ;
wire \my_processor|data_writeReg[25]~286_combout ;
wire \my_processor|data_writeReg[25]~287_combout ;
wire \my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder_combout ;
wire \my_regfile|data_readRegB[25]~148_combout ;
wire \my_regfile|data_readRegB[25]~149_combout ;
wire \my_regfile|data_readRegB[25]~143_combout ;
wire \my_regfile|data_readRegB[25]~144_combout ;
wire \my_regfile|data_readRegB[25]~145_combout ;
wire \my_regfile|data_readRegB[25]~146_combout ;
wire \my_regfile|data_readRegB[25]~141_combout ;
wire \my_regfile|data_readRegB[25]~142_combout ;
wire \my_regfile|data_readRegB[25]~147_combout ;
wire \my_regfile|data_readRegB[25]~131_combout ;
wire \my_regfile|data_readRegB[25]~132_combout ;
wire \my_regfile|data_readRegB[25]~133_combout ;
wire \my_regfile|data_readRegB[25]~134_combout ;
wire \my_regfile|data_readRegB[25]~135_combout ;
wire \my_regfile|data_readRegB[25]~136_combout ;
wire \my_regfile|data_readRegB[25]~137_combout ;
wire \my_regfile|data_readRegB[25]~138_combout ;
wire \my_regfile|data_readRegB[25]~139_combout ;
wire \my_regfile|data_readRegB[25]~140_combout ;
wire \my_regfile|data_readRegB[25]~150_combout ;
wire \my_processor|dataB[25]~6_combout ;
wire \my_processor|ALUOper|Add0~51 ;
wire \my_processor|ALUOper|Add0~52_combout ;
wire \my_processor|ALUOper|ShiftLeft0~96_combout ;
wire \my_processor|ALUOper|ShiftLeft0~97_combout ;
wire \my_processor|ALUOper|ShiftLeft0~98_combout ;
wire \my_processor|data_writeReg[26]~289_combout ;
wire \my_processor|data_writeReg[26]~290_combout ;
wire \my_processor|ALUOper|Add1~52_combout ;
wire \my_processor|data_writeReg[26]~291_combout ;
wire \my_processor|data_writeReg[26]~292_combout ;
wire \my_processor|data_writeReg[26]~294_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder_combout ;
wire \my_regfile|data_readRegA[26]~193_combout ;
wire \my_regfile|data_readRegA[26]~192_combout ;
wire \my_regfile|data_readRegA[26]~191_combout ;
wire \my_regfile|data_readRegA[26]~194_combout ;
wire \my_regfile|data_readRegA[26]~195_combout ;
wire \my_regfile|data_readRegA[26]~189_combout ;
wire \my_regfile|data_readRegA[26]~185_combout ;
wire \my_regfile|data_readRegA[26]~785_combout ;
wire \my_regfile|data_readRegA[26]~186_combout ;
wire \my_regfile|data_readRegA[26]~184_combout ;
wire \my_regfile|data_readRegA[26]~187_combout ;
wire \my_regfile|data_readRegA[26]~188_combout ;
wire \my_regfile|data_readRegA[26]~190_combout ;
wire \my_regfile|data_readRegA[26]~199_combout ;
wire \my_regfile|data_readRegA[26]~200_combout ;
wire \my_regfile|data_readRegA[26]~197_combout ;
wire \my_regfile|data_readRegA[26]~196_combout ;
wire \my_regfile|data_readRegA[26]~198_combout ;
wire \my_regfile|data_readRegA[26]~202_combout ;
wire \my_regfile|data_readRegA[26]~201_combout ;
wire \my_regfile|data_readRegA[26]~203_combout ;
wire \my_regfile|data_readRegA[26]~204_combout ;
wire \my_regfile|data_readRegA[26]~205_combout ;
wire \my_processor|getBRes|Add0~51 ;
wire \my_processor|getBRes|Add0~52_combout ;
wire \my_processor|npcRes[26]~186_combout ;
wire \my_processor|npcRes[26]~185_combout ;
wire \my_processor|npcRes[26]~187_combout ;
wire \my_processor|npcRes[26]~183_combout ;
wire \my_processor|npcRes[26]~182_combout ;
wire \my_processor|npcRes[26]~184_combout ;
wire \my_processor|npcRes[26]~188_combout ;
wire \my_processor|getNPC|Add0~51 ;
wire \my_processor|getNPC|Add0~52_combout ;
wire \my_processor|getBRes|Add0~53 ;
wire \my_processor|getBRes|Add0~54_combout ;
wire \my_processor|npcRes[27]~193_combout ;
wire \my_processor|checker|isJ~1_combout ;
wire \my_processor|npcRes[27]~190_combout ;
wire \my_processor|npcRes[27]~189_combout ;
wire \my_processor|npcRes[27]~191_combout ;
wire \my_processor|npcRes[27]~192_combout ;
wire \my_processor|npcRes[27]~194_combout ;
wire \my_processor|getNPC|Add0~53 ;
wire \my_processor|getNPC|Add0~54_combout ;
wire \my_processor|getBRes|Add0~55 ;
wire \my_processor|getBRes|Add0~56_combout ;
wire \my_processor|npcRes[28]~199_combout ;
wire \my_processor|npcRes[28]~196_combout ;
wire \my_processor|npcRes[28]~195_combout ;
wire \my_processor|npcRes[28]~197_combout ;
wire \my_processor|npcRes[28]~198_combout ;
wire \my_processor|npcRes[28]~200_combout ;
wire \my_processor|getNPC|Add0~55 ;
wire \my_processor|getNPC|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~304_combout ;
wire \my_processor|data_writeReg[3]~55_combout ;
wire \my_processor|ALUOper|ShiftLeft0~101_combout ;
wire \my_processor|data_writeReg[28]~300_combout ;
wire \my_processor|data_writeReg[28]~301_combout ;
wire \my_processor|data_writeReg[28]~302_combout ;
wire \my_processor|data_writeReg[28]~303_combout ;
wire \my_processor|ALUOper|Add1~55 ;
wire \my_processor|ALUOper|Add1~56_combout ;
wire \my_processor|data_writeReg[28]~305_combout ;
wire \my_processor|ALUOper|Add0~55 ;
wire \my_processor|ALUOper|Add0~56_combout ;
wire \my_processor|data_writeReg[28]~332_combout ;
wire \my_regfile|data_readRegA[28]~140_combout ;
wire \my_regfile|data_readRegA[28]~783_combout ;
wire \my_regfile|data_readRegA[28]~142_combout ;
wire \my_regfile|data_readRegA[28]~141_combout ;
wire \my_regfile|data_readRegA[28]~143_combout ;
wire \my_regfile|data_readRegA[28]~144_combout ;
wire \my_regfile|data_readRegA[28]~146_combout ;
wire \my_regfile|data_readRegA[28]~148_combout ;
wire \my_regfile|data_readRegA[28]~149_combout ;
wire \my_regfile|data_readRegA[28]~147_combout ;
wire \my_regfile|data_readRegA[28]~150_combout ;
wire \my_regfile|data_readRegA[28]~145_combout ;
wire \my_regfile|data_readRegA[28]~151_combout ;
wire \my_processor|data[28]~44_combout ;
wire \my_processor|data[29]~45_combout ;
wire \my_processor|data_writeReg[28]~306_combout ;
wire \my_processor|data_writeReg[28]~307_combout ;
wire \my_regfile|data_readRegA[28]~156_combout ;
wire \my_regfile|data_readRegA[28]~152_combout ;
wire \my_regfile|data_readRegA[28]~153_combout ;
wire \my_regfile|data_readRegA[28]~154_combout ;
wire \my_regfile|data_readRegA[28]~155_combout ;
wire \my_regfile|data_readRegA[28]~157_combout ;
wire \my_regfile|data_readRegA[28]~158_combout ;
wire \my_regfile|data_readRegA[28]~159_combout ;
wire \my_regfile|data_readRegA[28]~160_combout ;
wire \my_regfile|data_readRegA[28]~161_combout ;
wire \my_processor|dataA[28]~3_combout ;
wire \my_processor|ALUOper|Add0~57 ;
wire \my_processor|ALUOper|Add0~58_combout ;
wire \my_processor|data_writeReg[29]~308_combout ;
wire \my_processor|ALUOper|Add1~57 ;
wire \my_processor|ALUOper|Add1~58_combout ;
wire \my_processor|ALUOper|ShiftLeft0~22_combout ;
wire \my_processor|data_writeReg[29]~309_combout ;
wire \my_processor|data_writeReg[29]~310_combout ;
wire \my_processor|data_writeReg[29]~311_combout ;
wire \my_processor|data_writeReg[29]~312_combout ;
wire \my_processor|data_writeReg[29]~313_combout ;
wire \my_processor|data_writeReg[29]~314_combout ;
wire \my_processor|data_writeReg[29]~315_combout ;
wire \my_processor|data_writeReg[29]~316_combout ;
wire \my_processor|data_writeReg[29]~317_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ;
wire \my_regfile|data_readRegB[29]~61_combout ;
wire \my_regfile|data_readRegB[29]~62_combout ;
wire \my_regfile|data_readRegB[29]~63_combout ;
wire \my_regfile|data_readRegB[29]~64_combout ;
wire \my_regfile|data_readRegB[29]~65_combout ;
wire \my_regfile|data_readRegB[29]~66_combout ;
wire \my_regfile|data_readRegB[29]~67_combout ;
wire \my_regfile|data_readRegB[29]~68_combout ;
wire \my_regfile|data_readRegB[29]~69_combout ;
wire \my_regfile|data_readRegB[29]~51_combout ;
wire \my_regfile|data_readRegB[29]~52_combout ;
wire \my_regfile|data_readRegB[29]~58_combout ;
wire \my_regfile|data_readRegB[29]~59_combout ;
wire \my_regfile|data_readRegB[29]~53_combout ;
wire \my_regfile|data_readRegB[29]~54_combout ;
wire \my_regfile|data_readRegB[29]~55_combout ;
wire \my_regfile|data_readRegB[29]~56_combout ;
wire \my_regfile|data_readRegB[29]~57_combout ;
wire \my_regfile|data_readRegB[29]~60_combout ;
wire \my_regfile|data_readRegB[29]~70_combout ;
wire \my_processor|dataB[29]~2_combout ;
wire \my_processor|ALUOper|Add0~59 ;
wire \my_processor|ALUOper|Add0~60_combout ;
wire \my_processor|ALUOper|ShiftLeft0~102_combout ;
wire \my_processor|ALUOper|ShiftLeft0~103_combout ;
wire \my_processor|ALUOper|ShiftLeft0~104_combout ;
wire \my_processor|ALUOper|ShiftLeft0~105_combout ;
wire \my_processor|ALUOper|Selector1~0_combout ;
wire \my_processor|ALUOper|Selector1~1_combout ;
wire \my_processor|ALUOper|Add1~59 ;
wire \my_processor|ALUOper|Add1~60_combout ;
wire \my_processor|ALUOper|Selector1~2_combout ;
wire \my_processor|data_writeReg[30]~318_combout ;
wire \my_processor|data_writeReg[30]~319_combout ;
wire \my_processor|data_writeReg[30]~320_combout ;
wire \my_processor|data[30]~58_combout ;
wire \my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~69_combout ;
wire \my_regfile|data_readRegA[31]~780_combout ;
wire \my_regfile|data_readRegA[31]~65_combout ;
wire \my_regfile|data_readRegA[31]~66_combout ;
wire \my_regfile|data_readRegA[31]~64_combout ;
wire \my_regfile|data_readRegA[31]~67_combout ;
wire \my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~68_combout ;
wire \my_regfile|data_readRegA[31]~70_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~74_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~73_combout ;
wire \my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~71_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~72_combout ;
wire \my_regfile|data_readRegA[31]~75_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~79_combout ;
wire \my_regfile|data_readRegA[31]~80_combout ;
wire \my_regfile|data_readRegA[31]~77_combout ;
wire \my_regfile|data_readRegA[31]~76_combout ;
wire \my_regfile|data_readRegA[31]~78_combout ;
wire \my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~81_combout ;
wire \my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder_combout ;
wire \my_regfile|data_readRegA[31]~82_combout ;
wire \my_regfile|data_readRegA[31]~83_combout ;
wire \my_regfile|data_readRegA[31]~84_combout ;
wire \my_regfile|data_readRegA[31]~95_combout ;
wire \my_processor|data[31]~59_combout ;
wire \my_processor|data_writeReg[30]~335_combout ;
wire \my_processor|data_writeReg[30]~336_combout ;
wire \my_regfile|data_readRegA[30]~109_combout ;
wire \my_regfile|data_readRegA[30]~108_combout ;
wire \my_regfile|data_readRegA[30]~110_combout ;
wire \my_regfile|data_readRegA[30]~111_combout ;
wire \my_regfile|data_readRegA[30]~112_combout ;
wire \my_regfile|data_readRegA[30]~114_combout ;
wire \my_regfile|data_readRegA[30]~113_combout ;
wire \my_regfile|data_readRegA[30]~115_combout ;
wire \my_regfile|data_readRegA[30]~116_combout ;
wire \my_regfile|data_readRegA[30]~101_combout ;
wire \my_regfile|data_readRegA[30]~781_combout ;
wire \my_regfile|data_readRegA[30]~96_combout ;
wire \my_regfile|data_readRegA[30]~98_combout ;
wire \my_regfile|data_readRegA[30]~97_combout ;
wire \my_regfile|data_readRegA[30]~99_combout ;
wire \my_regfile|data_readRegA[30]~100_combout ;
wire \my_regfile|data_readRegA[30]~105_combout ;
wire \my_regfile|data_readRegA[30]~102_combout ;
wire \my_regfile|data_readRegA[30]~104_combout ;
wire \my_regfile|data_readRegA[30]~103_combout ;
wire \my_regfile|data_readRegA[30]~106_combout ;
wire \my_regfile|data_readRegA[30]~107_combout ;
wire \my_regfile|data_readRegA[30]~117_combout ;
wire \my_processor|dataA[30]~1_combout ;
wire \my_processor|ALUOper|Add0~61 ;
wire \my_processor|ALUOper|Add0~63 ;
wire \my_processor|ALUOper|Add0~64_combout ;
wire \my_processor|ALUOper|Decoder0~1_combout ;
wire \my_processor|ALUOper|Add1~61 ;
wire \my_processor|ALUOper|Add1~63 ;
wire \my_processor|ALUOper|Add1~64_combout ;
wire \my_processor|ALUOper|Selector32~0_combout ;
wire \my_processor|ALUOper|Add0~62_combout ;
wire \my_processor|ALUOper|Selector0~8_combout ;
wire \my_processor|ALUOper|Add1~62_combout ;
wire \my_processor|ALUOper|Selector0~9_combout ;
wire \my_processor|ALUOper|Selector0~10_combout ;
wire \my_processor|ALUOper|overflow~combout ;
wire \my_processor|ALUOper|Add0~0_combout ;
wire \my_processor|ALUOper|ShiftRight0~23_combout ;
wire \my_processor|ALUOper|ShiftRight0~27_combout ;
wire \my_processor|data_writeReg[0]~31_combout ;
wire \my_processor|data_writeReg[0]~32_combout ;
wire \my_processor|data_writeReg[0]~33_combout ;
wire \my_processor|data_writeReg[0]~34_combout ;
wire \my_processor|data_writeReg[0]~35_combout ;
wire \my_processor|ALUOper|Add1~0_combout ;
wire \my_processor|ALUOper|Selector31~1_combout ;
wire \my_processor|ALUOper|Selector31~2_combout ;
wire \my_processor|data_writeReg[0]~36_combout ;
wire \my_processor|data_writeReg[0]~37_combout ;
wire \my_processor|data_writeReg[0]~38_combout ;
wire \my_processor|data_writeReg[0]~39_combout ;
wire \my_processor|data_writeReg[0]~40_combout ;
wire \my_regfile|data_readRegB[0]~631_combout ;
wire \my_regfile|data_readRegB[0]~632_combout ;
wire \my_regfile|data_readRegB[0]~648_combout ;
wire \my_regfile|data_readRegB[0]~649_combout ;
wire \my_regfile|data_readRegB[0]~643_combout ;
wire \my_regfile|data_readRegB[0]~644_combout ;
wire \my_regfile|data_readRegB[0]~645_combout ;
wire \my_regfile|data_readRegB[0]~646_combout ;
wire \my_regfile|data_readRegB[0]~640_combout ;
wire \my_regfile|data_readRegB[0]~641_combout ;
wire \my_regfile|data_readRegB[0]~633_combout ;
wire \my_regfile|data_readRegB[0]~634_combout ;
wire \my_regfile|data_readRegB[0]~635_combout ;
wire \my_regfile|data_readRegB[0]~636_combout ;
wire \my_regfile|data_readRegB[0]~637_combout ;
wire \my_regfile|data_readRegB[0]~638_combout ;
wire \my_regfile|data_readRegB[0]~639_combout ;
wire \my_regfile|data_readRegB[0]~642_combout ;
wire \my_regfile|data_readRegB[0]~647_combout ;
wire \my_regfile|data_readRegB[0]~650_combout ;
wire \my_processor|dataB[0]~31_combout ;
wire \my_processor|getDmemAddr|Add0~0_combout ;
wire \my_processor|data[3]~49_combout ;
wire \my_processor|ALUOper|Add0~4_combout ;
wire \my_processor|data_writeReg[2]~67_combout ;
wire \my_processor|data_writeReg[3]~59_combout ;
wire \my_processor|ALUOper|Add1~4_combout ;
wire \my_processor|data_writeReg[2]~61_combout ;
wire \my_processor|ALUOper|ShiftRight0~59_combout ;
wire \my_processor|ALUOper|ShiftRight0~58_combout ;
wire \my_processor|ALUOper|ShiftRight0~60_combout ;
wire \my_processor|data_writeReg[2]~57_combout ;
wire \my_processor|data_writeReg[2]~58_combout ;
wire \my_processor|data_writeReg[2]~62_combout ;
wire \my_processor|data_writeReg[2]~68_combout ;
wire \my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~591_combout ;
wire \my_regfile|data_readRegB[2]~592_combout ;
wire \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~608_combout ;
wire \my_regfile|data_readRegB[2]~609_combout ;
wire \my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~603_combout ;
wire \my_regfile|data_readRegB[2]~604_combout ;
wire \my_regfile|data_readRegB[2]~605_combout ;
wire \my_regfile|data_readRegB[2]~606_combout ;
wire \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~593_combout ;
wire \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~594_combout ;
wire \my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ;
wire \my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~595_combout ;
wire \my_regfile|data_readRegB[2]~596_combout ;
wire \my_regfile|data_readRegB[2]~597_combout ;
wire \my_regfile|data_readRegB[2]~598_combout ;
wire \my_regfile|data_readRegB[2]~599_combout ;
wire \my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder_combout ;
wire \my_regfile|data_readRegB[2]~600_combout ;
wire \my_regfile|data_readRegB[2]~601_combout ;
wire \my_regfile|data_readRegB[2]~602_combout ;
wire \my_regfile|data_readRegB[2]~607_combout ;
wire \my_regfile|data_readRegB[2]~610_combout ;
wire \my_processor|dataB[2]~29_combout ;
wire \my_processor|ALUOper|Equal0~1_combout ;
wire \my_processor|ALUOper|Equal0~2_combout ;
wire \my_processor|ALUOper|Equal0~0_combout ;
wire \my_processor|ALUOper|Equal0~3_combout ;
wire \my_processor|ALUOper|Equal0~4_combout ;
wire \my_processor|ALUOper|Equal0~18_combout ;
wire \my_processor|ALUOper|Equal0~15_combout ;
wire \my_processor|ALUOper|Equal0~16_combout ;
wire \my_processor|ALUOper|Equal0~17_combout ;
wire \my_processor|ALUOper|Equal0~19_combout ;
wire \my_processor|ALUOper|Equal0~6_combout ;
wire \my_processor|ALUOper|Equal0~5_combout ;
wire \my_processor|ALUOper|Equal0~7_combout ;
wire \my_processor|ALUOper|Equal0~8_combout ;
wire \my_processor|ALUOper|Equal0~9_combout ;
wire \my_processor|ALUOper|Equal0~12_combout ;
wire \my_processor|ALUOper|Equal0~13_combout ;
wire \my_processor|ALUOper|Equal0~11_combout ;
wire \my_processor|ALUOper|Equal0~10_combout ;
wire \my_processor|ALUOper|Equal0~14_combout ;
wire \my_processor|ALUOper|Equal0~20_combout ;
wire \my_processor|getBRes|Add0~57 ;
wire \my_processor|getBRes|Add0~58_combout ;
wire \my_processor|npcRes[29]~205_combout ;
wire \my_processor|npcRes[29]~202_combout ;
wire \my_processor|npcRes[29]~201_combout ;
wire \my_processor|npcRes[29]~203_combout ;
wire \my_processor|npcRes[29]~204_combout ;
wire \my_processor|npcRes[29]~206_combout ;
wire \my_processor|getNPC|Add0~57 ;
wire \my_processor|getNPC|Add0~58_combout ;
wire \my_processor|getBRes|Add0~59 ;
wire \my_processor|getBRes|Add0~60_combout ;
wire \my_processor|npcRes[30]~211_combout ;
wire \my_processor|npcRes[30]~208_combout ;
wire \my_processor|npcRes[30]~207_combout ;
wire \my_processor|npcRes[30]~209_combout ;
wire \my_processor|npcRes[30]~210_combout ;
wire \my_processor|npcRes[30]~212_combout ;
wire \my_processor|getNPC|Add0~59 ;
wire \my_processor|getNPC|Add0~60_combout ;
wire \my_processor|getBRes|Add0~61 ;
wire \my_processor|getBRes|Add0~62_combout ;
wire \my_processor|npcRes[31]~217_combout ;
wire \my_processor|npcRes[31]~214_combout ;
wire \my_processor|npcRes[31]~213_combout ;
wire \my_processor|npcRes[31]~215_combout ;
wire \my_processor|npcRes[31]~216_combout ;
wire \my_processor|npcRes[31]~218_combout ;
wire \my_processor|getNPC|Add0~61 ;
wire \my_processor|getNPC|Add0~62_combout ;
wire \my_processor|data_writeReg[31]~334_combout ;
wire \my_processor|data_writeReg[31]~321_combout ;
wire \my_processor|data_writeReg[31]~322_combout ;
wire \my_regfile|data_readRegB[31]~28_combout ;
wire \my_regfile|data_readRegB[31]~29_combout ;
wire \my_regfile|data_readRegB[31]~13_combout ;
wire \my_regfile|data_readRegB[31]~14_combout ;
wire \my_regfile|data_readRegB[31]~10_combout ;
wire \my_regfile|data_readRegB[31]~11_combout ;
wire \my_regfile|data_readRegB[31]~7_combout ;
wire \my_regfile|data_readRegB[31]~8_combout ;
wire \my_regfile|data_readRegB[31]~12_combout ;
wire \my_regfile|data_readRegB[31]~4_combout ;
wire \my_regfile|data_readRegB[31]~5_combout ;
wire \my_regfile|data_readRegB[31]~15_combout ;
wire \my_regfile|data_readRegB[31]~22_combout ;
wire \my_regfile|data_readRegB[31]~23_combout ;
wire \my_regfile|data_readRegB[31]~25_combout ;
wire \my_regfile|data_readRegB[31]~26_combout ;
wire \my_regfile|data_readRegB[31]~17_combout ;
wire \my_regfile|data_readRegB[31]~18_combout ;
wire \my_regfile|data_readRegB[31]~27_combout ;
wire \my_regfile|data_readRegB[31]~30_combout ;
wire \my_processor|dataA[31]~0_combout ;
wire \my_processor|ALUOper|ShiftLeft0~4_combout ;
wire \my_processor|ALUOper|Selector0~1_combout ;
wire \my_processor|ALUOper|Selector0~2_combout ;
wire \my_processor|ALUOper|Selector0~3_combout ;
wire \my_processor|ALUOper|Selector0~4_combout ;
wire \my_processor|ALUOper|Selector0~5_combout ;
wire \my_processor|ALUOper|Selector0~6_combout ;
wire \my_processor|ALUOper|Selector0~7_combout ;
wire \my_processor|data_writeReg[31]~41_combout ;
wire \my_processor|data_writeReg[15]~139_combout ;
wire \my_processor|ALUOper|Add0~22_combout ;
wire \my_processor|ALUOper|Add1~22_combout ;
wire \my_processor|ALUOper|ShiftRight0~74_combout ;
wire \my_processor|ALUOper|ShiftRight0~75_combout ;
wire \my_processor|data_writeReg[11]~155_combout ;
wire \my_processor|data_writeReg[11]~156_combout ;
wire \my_processor|data_writeReg[11]~157_combout ;
wire \my_processor|data_writeReg[11]~158_combout ;
wire \my_processor|data_writeReg[11]~159_combout ;
wire \my_processor|data_writeReg[11]~160_combout ;
wire \my_processor|data_writeReg[11]~161_combout ;
wire \my_regfile|data_readRegA[11]~530_combout ;
wire \my_regfile|data_readRegA[11]~529_combout ;
wire \my_regfile|data_readRegA[11]~531_combout ;
wire \my_regfile|data_readRegA[11]~527_combout ;
wire \my_regfile|data_readRegA[11]~802_combout ;
wire \my_regfile|data_readRegA[11]~525_combout ;
wire \my_regfile|data_readRegA[11]~526_combout ;
wire \my_regfile|data_readRegA[11]~528_combout ;
wire \my_regfile|data_readRegA[11]~532_combout ;
wire \my_regfile|data_readRegA[11]~533_combout ;
wire \my_processor|npcRes[11]~80_combout ;
wire \my_processor|getBRes|Add0~22_combout ;
wire \my_processor|npcRes[11]~81_combout ;
wire \my_processor|npcRes[11]~82_combout ;
wire \my_processor|npcRes[11]~78_combout ;
wire \my_processor|npcRes[11]~77_combout ;
wire \my_processor|npcRes[11]~79_combout ;
wire \my_processor|npcRes[11]~83_combout ;
wire \my_regfile|bca|bitcheck[3]~28_combout ;
wire \my_regfile|bca|bitcheck[23]~75_combout ;
wire \my_regfile|data_readRegA[10]~549_combout ;
wire \my_regfile|data_readRegA[10]~550_combout ;
wire \my_regfile|data_readRegA[10]~552_combout ;
wire \my_regfile|data_readRegA[10]~551_combout ;
wire \my_regfile|data_readRegA[10]~553_combout ;
wire \my_regfile|data_readRegA[10]~547_combout ;
wire \my_regfile|data_readRegA[10]~546_combout ;
wire \my_regfile|data_readRegA[10]~548_combout ;
wire \my_regfile|data_readRegA[10]~554_combout ;
wire \my_regfile|data_readRegA[10]~555_combout ;
wire \my_processor|npcRes[10]~73_combout ;
wire \my_processor|getBRes|Add0~20_combout ;
wire \my_processor|npcRes[10]~74_combout ;
wire \my_processor|npcRes[10]~75_combout ;
wire \my_processor|npcRes[10]~71_combout ;
wire \my_processor|npcRes[10]~70_combout ;
wire \my_processor|npcRes[10]~72_combout ;
wire \my_processor|npcRes[10]~76_combout ;
wire \my_processor|checker|isBex~0_combout ;
wire \my_processor|checker|isBex~combout ;
wire \my_processor|npcRes[9]~66_combout ;
wire \my_processor|getBRes|Add0~18_combout ;
wire \my_processor|npcRes[9]~67_combout ;
wire \my_processor|npcRes[9]~68_combout ;
wire \my_processor|npcRes[9]~64_combout ;
wire \my_processor|npcRes[9]~63_combout ;
wire \my_processor|npcRes[9]~65_combout ;
wire \my_processor|npcRes[9]~69_combout ;
wire \my_processor|checker|isSetx~0_combout ;
wire \my_processor|checker|isSetx~1_combout ;
wire \my_processor|data_writeReg[14]~330_combout ;
wire \my_processor|ALUOper|Add0~16_combout ;
wire \my_processor|ALUOper|Add1~16_combout ;
wire \my_processor|data_writeReg[8]~135_combout ;
wire \my_processor|data_writeReg[8]~133_combout ;
wire \my_processor|data_writeReg[8]~134_combout ;
wire \my_processor|data_writeReg[8]~136_combout ;
wire \my_processor|data_writeReg[8]~137_combout ;
wire \my_processor|data_writeReg[8]~138_combout ;
wire \my_processor|data_writeReg[8]~140_combout ;
wire \my_regfile|data_readRegA[8]~593_combout ;
wire \my_regfile|data_readRegA[8]~591_combout ;
wire \my_regfile|data_readRegA[8]~590_combout ;
wire \my_regfile|data_readRegA[8]~592_combout ;
wire \my_regfile|data_readRegA[8]~594_combout ;
wire \my_regfile|data_readRegA[8]~596_combout ;
wire \my_regfile|data_readRegA[8]~595_combout ;
wire \my_regfile|data_readRegA[8]~597_combout ;
wire \my_regfile|data_readRegA[8]~598_combout ;
wire \my_regfile|data_readRegA[8]~583_combout ;
wire \my_regfile|data_readRegA[8]~582_combout ;
wire \my_regfile|data_readRegA[8]~805_combout ;
wire \my_regfile|data_readRegA[8]~580_combout ;
wire \my_regfile|data_readRegA[8]~579_combout ;
wire \my_regfile|data_readRegA[8]~578_combout ;
wire \my_regfile|data_readRegA[8]~581_combout ;
wire \my_regfile|data_readRegA[8]~584_combout ;
wire \my_regfile|data_readRegA[8]~588_combout ;
wire \my_regfile|data_readRegA[8]~585_combout ;
wire \my_regfile|data_readRegA[8]~587_combout ;
wire \my_regfile|data_readRegA[8]~586_combout ;
wire \my_regfile|data_readRegA[8]~589_combout ;
wire \my_regfile|data_readRegA[8]~599_combout ;
wire \my_processor|getBRes|Add0~16_combout ;
wire \my_processor|npcRes[8]~60_combout ;
wire \my_processor|npcRes[8]~59_combout ;
wire \my_processor|npcRes[8]~61_combout ;
wire \my_processor|npcRes[8]~57_combout ;
wire \my_processor|npcRes[8]~56_combout ;
wire \my_processor|npcRes[8]~58_combout ;
wire \my_processor|npcRes[8]~62_combout ;
wire \my_processor|data[6]~52_combout ;
wire \my_processor|data[7]~53_combout ;
wire \my_processor|data_writeReg[7]~118_combout ;
wire \my_processor|ALUOper|Add1~14_combout ;
wire \my_processor|data_writeReg[7]~119_combout ;
wire \my_processor|data_writeReg[7]~120_combout ;
wire \my_processor|ALUOper|ShiftRight0~72_combout ;
wire \my_processor|data_writeReg[7]~122_combout ;
wire \my_processor|data_writeReg[7]~123_combout ;
wire \my_processor|ALUOper|Add0~14_combout ;
wire \my_processor|data_writeReg[7]~121_combout ;
wire \my_processor|data_writeReg[7]~124_combout ;
wire \my_processor|data_writeReg[7]~125_combout ;
wire \my_processor|data_writeReg[7]~126_combout ;
wire \my_processor|data_writeReg[7]~127_combout ;
wire \my_processor|data_writeReg[7]~128_combout ;
wire \my_regfile|data_readRegA[7]~604_combout ;
wire \my_regfile|data_readRegA[7]~605_combout ;
wire \my_regfile|data_readRegA[7]~602_combout ;
wire \my_regfile|data_readRegA[7]~601_combout ;
wire \my_regfile|data_readRegA[7]~806_combout ;
wire \my_regfile|data_readRegA[7]~600_combout ;
wire \my_regfile|data_readRegA[7]~603_combout ;
wire \my_regfile|data_readRegA[7]~606_combout ;
wire \my_regfile|data_readRegA[7]~610_combout ;
wire \my_regfile|data_readRegA[7]~607_combout ;
wire \my_regfile|data_readRegA[7]~609_combout ;
wire \my_regfile|data_readRegA[7]~608_combout ;
wire \my_regfile|data_readRegA[7]~611_combout ;
wire \my_regfile|data_readRegA[7]~615_combout ;
wire \my_regfile|data_readRegA[7]~616_combout ;
wire \my_regfile|data_readRegA[7]~618_combout ;
wire \my_regfile|data_readRegA[7]~617_combout ;
wire \my_regfile|data_readRegA[7]~619_combout ;
wire \my_regfile|data_readRegA[7]~613_combout ;
wire \my_regfile|data_readRegA[7]~612_combout ;
wire \my_regfile|data_readRegA[7]~614_combout ;
wire \my_regfile|data_readRegA[7]~620_combout ;
wire \my_regfile|data_readRegA[7]~621_combout ;
wire \my_processor|getBRes|Add0~14_combout ;
wire \my_processor|npcRes[7]~53_combout ;
wire \my_processor|npcRes[7]~52_combout ;
wire \my_processor|npcRes[7]~54_combout ;
wire \my_processor|npcRes[7]~50_combout ;
wire \my_processor|npcRes[7]~49_combout ;
wire \my_processor|npcRes[7]~51_combout ;
wire \my_processor|npcRes[7]~55_combout ;
wire \my_processor|data_writeReg[6]~107_combout ;
wire \my_processor|ALUOper|Add1~12_combout ;
wire \my_processor|data_writeReg[6]~108_combout ;
wire \my_processor|data_writeReg[6]~109_combout ;
wire \my_processor|data_writeReg[6]~111_combout ;
wire \my_processor|data_writeReg[6]~112_combout ;
wire \my_processor|ALUOper|Add0~12_combout ;
wire \my_processor|data_writeReg[6]~110_combout ;
wire \my_processor|data_writeReg[6]~113_combout ;
wire \my_processor|data_writeReg[6]~114_combout ;
wire \my_processor|data_writeReg[6]~115_combout ;
wire \my_processor|data_writeReg[6]~116_combout ;
wire \my_processor|data_writeReg[6]~117_combout ;
wire \my_regfile|data_readRegA[6]~630_combout ;
wire \my_regfile|data_readRegA[6]~633_combout ;
wire \my_regfile|data_readRegA[6]~632_combout ;
wire \my_regfile|data_readRegA[6]~631_combout ;
wire \my_regfile|data_readRegA[6]~634_combout ;
wire \my_regfile|data_readRegA[6]~638_combout ;
wire \my_regfile|data_readRegA[6]~639_combout ;
wire \my_regfile|data_readRegA[6]~635_combout ;
wire \my_regfile|data_readRegA[6]~636_combout ;
wire \my_regfile|data_readRegA[6]~637_combout ;
wire \my_regfile|data_readRegA[6]~641_combout ;
wire \my_regfile|data_readRegA[6]~640_combout ;
wire \my_regfile|data_readRegA[6]~642_combout ;
wire \my_regfile|data_readRegA[6]~643_combout ;
wire \my_regfile|data_readRegA[6]~628_combout ;
wire \my_regfile|data_readRegA[6]~625_combout ;
wire \my_regfile|data_readRegA[6]~626_combout ;
wire \my_regfile|data_readRegA[6]~627_combout ;
wire \my_regfile|data_readRegA[6]~623_combout ;
wire \my_regfile|data_readRegA[6]~622_combout ;
wire \my_regfile|data_readRegA[6]~624_combout ;
wire \my_regfile|data_readRegA[6]~629_combout ;
wire \my_regfile|data_readRegA[6]~644_combout ;
wire \my_processor|getBRes|Add0~12_combout ;
wire \my_processor|npcRes[6]~46_combout ;
wire \my_processor|npcRes[6]~45_combout ;
wire \my_processor|npcRes[6]~47_combout ;
wire \my_processor|npcRes[6]~43_combout ;
wire \my_processor|npcRes[6]~42_combout ;
wire \my_processor|npcRes[6]~44_combout ;
wire \my_processor|npcRes[6]~48_combout ;
wire \my_processor|checker|isSw~0_combout ;
wire \my_processor|data_writeReg[5]~96_combout ;
wire \my_processor|ALUOper|Add1~10_combout ;
wire \my_processor|data_writeReg[5]~97_combout ;
wire \my_processor|data_writeReg[5]~98_combout ;
wire \my_processor|data_writeReg[5]~100_combout ;
wire \my_processor|data_writeReg[5]~101_combout ;
wire \my_processor|ALUOper|Add0~10_combout ;
wire \my_processor|data_writeReg[5]~99_combout ;
wire \my_processor|data_writeReg[5]~102_combout ;
wire \my_processor|data_writeReg[5]~103_combout ;
wire \my_processor|data_writeReg[5]~104_combout ;
wire \my_processor|data_writeReg[5]~105_combout ;
wire \my_processor|data_writeReg[5]~106_combout ;
wire \my_regfile|data_readRegA[5]~648_combout ;
wire \my_regfile|data_readRegA[5]~649_combout ;
wire \my_regfile|data_readRegA[5]~650_combout ;
wire \my_regfile|data_readRegA[5]~646_combout ;
wire \my_regfile|data_readRegA[5]~645_combout ;
wire \my_regfile|data_readRegA[5]~647_combout ;
wire \my_regfile|data_readRegA[5]~651_combout ;
wire \my_regfile|data_readRegA[5]~652_combout ;
wire \my_regfile|data_readRegA[5]~653_combout ;
wire \my_regfile|data_readRegA[5]~654_combout ;
wire \my_regfile|data_readRegA[5]~656_combout ;
wire \my_regfile|data_readRegA[5]~655_combout ;
wire \my_regfile|data_readRegA[5]~657_combout ;
wire \my_regfile|data_readRegA[5]~661_combout ;
wire \my_regfile|data_readRegA[5]~664_combout ;
wire \my_regfile|data_readRegA[5]~663_combout ;
wire \my_regfile|data_readRegA[5]~665_combout ;
wire \my_regfile|data_readRegA[5]~662_combout ;
wire \my_regfile|data_readRegA[5]~658_combout ;
wire \my_regfile|data_readRegA[5]~659_combout ;
wire \my_regfile|data_readRegA[5]~660_combout ;
wire \my_regfile|data_readRegA[5]~666_combout ;
wire \my_regfile|data_readRegA[5]~667_combout ;
wire \my_processor|npcRes[5]~36_combout ;
wire \my_processor|getBRes|Add0~10_combout ;
wire \my_processor|npcRes[5]~35_combout ;
wire \my_processor|npcRes[5]~37_combout ;
wire \my_processor|npcRes[5]~38_combout ;
wire \my_processor|npcRes[5]~39_combout ;
wire \my_processor|npcRes[5]~40_combout ;
wire \my_processor|npcRes[5]~41_combout ;
wire \my_processor|ctrl_readRegA[0]~0_combout ;
wire \my_regfile|bca|bitcheck[9]~41_combout ;
wire \my_regfile|data_readRegA[4]~676_combout ;
wire \my_regfile|data_readRegA[4]~677_combout ;
wire \my_regfile|data_readRegA[4]~679_combout ;
wire \my_regfile|data_readRegA[4]~678_combout ;
wire \my_regfile|data_readRegA[4]~680_combout ;
wire \my_regfile|data_readRegA[4]~684_combout ;
wire \my_regfile|data_readRegA[4]~685_combout ;
wire \my_regfile|data_readRegA[4]~686_combout ;
wire \my_regfile|data_readRegA[4]~687_combout ;
wire \my_regfile|data_readRegA[4]~688_combout ;
wire \my_regfile|data_readRegA[4]~681_combout ;
wire \my_regfile|data_readRegA[4]~682_combout ;
wire \my_regfile|data_readRegA[4]~683_combout ;
wire \my_regfile|data_readRegA[4]~689_combout ;
wire \my_regfile|data_readRegA[4]~674_combout ;
wire \my_regfile|data_readRegA[4]~671_combout ;
wire \my_regfile|data_readRegA[4]~672_combout ;
wire \my_regfile|data_readRegA[4]~669_combout ;
wire \my_regfile|data_readRegA[4]~668_combout ;
wire \my_regfile|data_readRegA[4]~670_combout ;
wire \my_regfile|data_readRegA[4]~673_combout ;
wire \my_regfile|data_readRegA[4]~675_combout ;
wire \my_regfile|data_readRegA[4]~690_combout ;
wire \my_processor|getBRes|Add0~8_combout ;
wire \my_processor|npcRes[4]~32_combout ;
wire \my_processor|npcRes[4]~31_combout ;
wire \my_processor|npcRes[4]~33_combout ;
wire \my_processor|npcRes[4]~29_combout ;
wire \my_processor|npcRes[4]~28_combout ;
wire \my_processor|npcRes[4]~30_combout ;
wire \my_processor|npcRes[4]~34_combout ;
wire \my_processor|data_writeReg[3]~77_combout ;
wire \my_processor|ALUOper|Add0~6_combout ;
wire \my_processor|ALUOper|Add1~6_combout ;
wire \my_processor|data_writeReg[3]~73_combout ;
wire \my_processor|data_writeReg[3]~71_combout ;
wire \my_processor|data_writeReg[3]~72_combout ;
wire \my_processor|data_writeReg[3]~74_combout ;
wire \my_processor|data_writeReg[3]~75_combout ;
wire \my_processor|data_writeReg[3]~76_combout ;
wire \my_regfile|data_readRegA[3]~701_combout ;
wire \my_regfile|data_readRegA[3]~698_combout ;
wire \my_regfile|data_readRegA[3]~700_combout ;
wire \my_regfile|data_readRegA[3]~699_combout ;
wire \my_regfile|data_readRegA[3]~702_combout ;
wire \my_regfile|data_readRegA[3]~695_combout ;
wire \my_regfile|data_readRegA[3]~696_combout ;
wire \my_regfile|data_readRegA[3]~691_combout ;
wire \my_regfile|data_readRegA[3]~692_combout ;
wire \my_regfile|data_readRegA[3]~807_combout ;
wire \my_regfile|data_readRegA[3]~693_combout ;
wire \my_regfile|data_readRegA[3]~694_combout ;
wire \my_regfile|data_readRegA[3]~697_combout ;
wire \my_regfile|data_readRegA[3]~706_combout ;
wire \my_regfile|data_readRegA[3]~704_combout ;
wire \my_regfile|data_readRegA[3]~703_combout ;
wire \my_regfile|data_readRegA[3]~705_combout ;
wire \my_regfile|data_readRegA[3]~707_combout ;
wire \my_regfile|data_readRegA[3]~709_combout ;
wire \my_regfile|data_readRegA[3]~708_combout ;
wire \my_regfile|data_readRegA[3]~710_combout ;
wire \my_regfile|data_readRegA[3]~711_combout ;
wire \my_regfile|data_readRegA[3]~712_combout ;
wire \my_processor|getBRes|Add0~6_combout ;
wire \my_processor|npcRes[3]~25_combout ;
wire \my_processor|npcRes[3]~24_combout ;
wire \my_processor|npcRes[3]~26_combout ;
wire \my_processor|npcRes[3]~22_combout ;
wire \my_processor|npcRes[3]~21_combout ;
wire \my_processor|npcRes[3]~23_combout ;
wire \my_processor|npcRes[3]~27_combout ;
wire \my_processor|ctrl_readRegA[4]~3_combout ;
wire \my_regfile|bca|bitcheck[3]~38_combout ;
wire \my_regfile|data_readRegA[2]~717_combout ;
wire \my_regfile|data_readRegA[2]~718_combout ;
wire \my_regfile|data_readRegA[2]~713_combout ;
wire \my_regfile|data_readRegA[2]~714_combout ;
wire \my_regfile|data_readRegA[2]~808_combout ;
wire \my_regfile|data_readRegA[2]~715_combout ;
wire \my_regfile|data_readRegA[2]~716_combout ;
wire \my_regfile|data_readRegA[2]~719_combout ;
wire \my_regfile|data_readRegA[2]~722_combout ;
wire \my_regfile|data_readRegA[2]~720_combout ;
wire \my_regfile|data_readRegA[2]~721_combout ;
wire \my_regfile|data_readRegA[2]~723_combout ;
wire \my_regfile|data_readRegA[2]~724_combout ;
wire \my_regfile|data_readRegA[2]~730_combout ;
wire \my_regfile|data_readRegA[2]~729_combout ;
wire \my_regfile|data_readRegA[2]~731_combout ;
wire \my_regfile|data_readRegA[2]~727_combout ;
wire \my_regfile|data_readRegA[2]~728_combout ;
wire \my_regfile|data_readRegA[2]~809_combout ;
wire \my_regfile|data_readRegA[2]~725_combout ;
wire \my_regfile|data_readRegA[2]~726_combout ;
wire \my_regfile|data_readRegA[2]~732_combout ;
wire \my_regfile|data_readRegA[2]~733_combout ;
wire \my_processor|npcRes[2]~15_combout ;
wire \my_processor|getBRes|Add0~4_combout ;
wire \my_processor|npcRes[2]~14_combout ;
wire \my_processor|npcRes[2]~16_combout ;
wire \my_processor|npcRes[2]~17_combout ;
wire \my_processor|npcRes[2]~18_combout ;
wire \my_processor|npcRes[2]~19_combout ;
wire \my_processor|npcRes[2]~20_combout ;
wire \my_regfile|bca|bitcheck[1]~35_combout ;
wire \my_regfile|bca|bitcheck[5]~37_combout ;
wire \my_regfile|data_readRegA[0]~90_combout ;
wire \my_regfile|data_readRegA[0]~91_combout ;
wire \my_regfile|data_readRegA[0]~85_combout ;
wire \my_regfile|data_readRegA[0]~87_combout ;
wire \my_regfile|data_readRegA[0]~86_combout ;
wire \my_regfile|data_readRegA[0]~88_combout ;
wire \my_regfile|data_readRegA[0]~89_combout ;
wire \my_regfile|data_readRegA[0]~92_combout ;
wire \my_regfile|data_readRegA[0]~93_combout ;
wire \my_regfile|data_readRegA[0]~94_combout ;
wire \my_regfile|data_readRegA[1]~810_combout ;
wire \my_regfile|data_readRegA[1]~736_combout ;
wire \my_regfile|data_readRegA[1]~735_combout ;
wire \my_regfile|data_readRegA[1]~734_combout ;
wire \my_regfile|data_readRegA[1]~737_combout ;
wire \my_regfile|data_readRegA[1]~738_combout ;
wire \my_regfile|data_readRegA[1]~739_combout ;
wire \my_regfile|data_readRegA[1]~740_combout ;
wire \my_regfile|data_readRegA[1]~743_combout ;
wire \my_regfile|data_readRegA[1]~741_combout ;
wire \my_regfile|data_readRegA[1]~742_combout ;
wire \my_regfile|data_readRegA[1]~744_combout ;
wire \my_regfile|data_readRegA[1]~745_combout ;
wire \my_regfile|data_readRegA[1]~751_combout ;
wire \my_regfile|data_readRegA[1]~752_combout ;
wire \my_regfile|data_readRegA[1]~753_combout ;
wire \my_regfile|data_readRegA[1]~749_combout ;
wire \my_regfile|data_readRegA[1]~750_combout ;
wire \my_regfile|data_readRegA[1]~747_combout ;
wire \my_regfile|data_readRegA[1]~746_combout ;
wire \my_regfile|data_readRegA[1]~748_combout ;
wire \my_regfile|data_readRegA[1]~754_combout ;
wire \my_regfile|data_readRegA[1]~755_combout ;
wire \my_processor|getBRes|Add0~2_combout ;
wire \my_processor|npcRes[1]~11_combout ;
wire \my_processor|npcRes[1]~10_combout ;
wire \my_processor|npcRes[1]~12_combout ;
wire \my_processor|npcRes[1]~8_combout ;
wire \my_processor|npcRes[1]~7_combout ;
wire \my_processor|npcRes[1]~9_combout ;
wire \my_processor|npcRes[1]~13_combout ;
wire \my_processor|checker|isJr~combout ;
wire \my_processor|getBRes|Add0~0_combout ;
wire \my_processor|npcRes[0]~4_combout ;
wire \my_processor|npcRes[0]~3_combout ;
wire \my_processor|npcRes[0]~5_combout ;
wire \my_processor|npcRes[0]~1_combout ;
wire \my_processor|npcRes[0]~0_combout ;
wire \my_processor|npcRes[0]~2_combout ;
wire \my_processor|npcRes[0]~6_combout ;
wire [31:0] \my_imem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[5].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[7].dffei|q ;
wire [31:0] \my_dmem|altsyncram_component|auto_generated|q_a ;
wire [31:0] \my_regfile|regWriteCheck_loop[6].dffei|q ;
wire [31:0] \my_processor|pc_reg|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[1].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[2].dffei|q ;
wire [1:0] \clock_div_4|r_reg ;
wire [31:0] \my_regfile|regWriteCheck_loop[3].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[4].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[8].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[9].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[10].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[11].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[12].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[13].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[30].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[31].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[19].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[22].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[18].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[23].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[14].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[15].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[27].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[26].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[17].dffei|q ;
wire [31:0] \my_processor|data_writeReg ;
wire [31:0] \my_regfile|regWriteCheck_loop[25].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[24].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[16].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[20].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[28].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[21].dffei|q ;
wire [31:0] \my_regfile|regWriteCheck_loop[29].dffei|q ;

wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [1:0] \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \my_imem|altsyncram_component|auto_generated|q_a [0] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [16] = \my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [27] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [31] = \my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [28] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [30] = \my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [17] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [29] = \my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [12] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [19] = \my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [14] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [21] = \my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [15] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [20] = \my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [13] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [18] = \my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [22] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [24] = \my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [23] = \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [26] = \my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [11] = \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [25] = \my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [9] = \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [10] = \my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [7] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [8] = \my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [5] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [6] = \my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [3] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [4] = \my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \my_imem|altsyncram_component|auto_generated|q_a [1] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \my_imem|altsyncram_component|auto_generated|q_a [2] = \my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [0] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [1] = \my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [2] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [3] = \my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [4] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [5] = \my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [6] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [7] = \my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [8] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [9] = \my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [10] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [11] = \my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [12] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [13] = \my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [14] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [15] = \my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [16] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [17] = \my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [18] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [19] = \my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [20] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [21] = \my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [22] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [23] = \my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [24] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [25] = \my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [26] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [27] = \my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [28] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [29] = \my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \my_dmem|altsyncram_component|auto_generated|q_a [30] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \my_dmem|altsyncram_component|auto_generated|q_a [31] = \my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \imem_clock~output (
	.i(\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\imem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \imem_clock~output .bus_hold = "false";
defparam \imem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \dmem_clock~output (
	.i(!\clock~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dmem_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \dmem_clock~output .bus_hold = "false";
defparam \dmem_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \processor_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\processor_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \processor_clock~output .bus_hold = "false";
defparam \processor_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \regfile_clock~output (
	.i(!\clock_div_4|clk_track~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regfile_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \regfile_clock~output .bus_hold = "false";
defparam \regfile_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \address_imem[0]~output (
	.i(\my_processor|pc_reg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \address_imem[1]~output (
	.i(\my_processor|pc_reg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \address_imem[2]~output (
	.i(\my_processor|pc_reg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \address_imem[3]~output (
	.i(\my_processor|pc_reg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \address_imem[4]~output (
	.i(\my_processor|pc_reg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \address_imem[5]~output (
	.i(\my_processor|pc_reg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \address_imem[6]~output (
	.i(\my_processor|pc_reg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \address_imem[7]~output (
	.i(\my_processor|pc_reg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \address_imem[8]~output (
	.i(\my_processor|pc_reg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \address_imem[9]~output (
	.i(\my_processor|pc_reg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\my_processor|pc_reg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \address_imem[11]~output (
	.i(\my_processor|pc_reg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \reg1[0]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \reg1[1]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \reg1[2]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \reg1[3]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \reg1[4]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \reg1[5]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \reg1[6]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \reg1[7]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \reg1[8]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \reg1[9]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \reg1[10]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \reg1[11]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \reg1[12]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \reg1[13]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \reg1[14]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \reg1[15]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \reg1[16]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[16]~output .bus_hold = "false";
defparam \reg1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \reg1[17]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[17]~output .bus_hold = "false";
defparam \reg1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \reg1[18]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[18]~output .bus_hold = "false";
defparam \reg1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \reg1[19]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[19]~output .bus_hold = "false";
defparam \reg1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \reg1[20]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[20]~output .bus_hold = "false";
defparam \reg1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \reg1[21]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[21]~output .bus_hold = "false";
defparam \reg1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \reg1[22]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[22]~output .bus_hold = "false";
defparam \reg1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \reg1[23]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[23]~output .bus_hold = "false";
defparam \reg1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \reg1[24]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[24]~output .bus_hold = "false";
defparam \reg1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \reg1[25]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[25]~output .bus_hold = "false";
defparam \reg1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \reg1[26]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[26]~output .bus_hold = "false";
defparam \reg1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \reg1[27]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[27]~output .bus_hold = "false";
defparam \reg1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \reg1[28]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[28]~output .bus_hold = "false";
defparam \reg1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \reg1[29]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[29]~output .bus_hold = "false";
defparam \reg1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \reg1[30]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[30]~output .bus_hold = "false";
defparam \reg1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \reg1[31]~output (
	.i(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[31]~output .bus_hold = "false";
defparam \reg1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \reg2[0]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \reg2[1]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \reg2[2]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \reg2[3]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \reg2[4]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \reg2[5]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \reg2[6]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \reg2[7]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \reg2[8]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \reg2[9]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \reg2[10]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \reg2[11]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \reg2[12]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \reg2[13]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \reg2[14]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \reg2[15]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \reg2[16]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[16]~output .bus_hold = "false";
defparam \reg2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \reg2[17]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[17]~output .bus_hold = "false";
defparam \reg2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \reg2[18]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[18]~output .bus_hold = "false";
defparam \reg2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \reg2[19]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[19]~output .bus_hold = "false";
defparam \reg2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \reg2[20]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[20]~output .bus_hold = "false";
defparam \reg2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \reg2[21]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[21]~output .bus_hold = "false";
defparam \reg2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \reg2[22]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[22]~output .bus_hold = "false";
defparam \reg2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \reg2[23]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[23]~output .bus_hold = "false";
defparam \reg2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \reg2[24]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[24]~output .bus_hold = "false";
defparam \reg2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \reg2[25]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[25]~output .bus_hold = "false";
defparam \reg2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \reg2[26]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[26]~output .bus_hold = "false";
defparam \reg2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \reg2[27]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[27]~output .bus_hold = "false";
defparam \reg2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \reg2[28]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[28]~output .bus_hold = "false";
defparam \reg2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \reg2[29]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[29]~output .bus_hold = "false";
defparam \reg2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \reg2[30]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[30]~output .bus_hold = "false";
defparam \reg2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \reg2[31]~output (
	.i(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[31]~output .bus_hold = "false";
defparam \reg2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \reg3[0]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \reg3[1]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \reg3[2]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \reg3[3]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \reg3[4]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \reg3[5]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \reg3[6]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \reg3[7]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \reg3[8]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \reg3[9]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \reg3[10]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \reg3[11]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \reg3[12]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \reg3[13]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \reg3[14]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \reg3[15]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \reg3[16]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[16]~output .bus_hold = "false";
defparam \reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \reg3[17]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[17]~output .bus_hold = "false";
defparam \reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \reg3[18]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[18]~output .bus_hold = "false";
defparam \reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \reg3[19]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[19]~output .bus_hold = "false";
defparam \reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \reg3[20]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[20]~output .bus_hold = "false";
defparam \reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \reg3[21]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[21]~output .bus_hold = "false";
defparam \reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \reg3[22]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[22]~output .bus_hold = "false";
defparam \reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \reg3[23]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[23]~output .bus_hold = "false";
defparam \reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \reg3[24]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[24]~output .bus_hold = "false";
defparam \reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \reg3[25]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[25]~output .bus_hold = "false";
defparam \reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \reg3[26]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[26]~output .bus_hold = "false";
defparam \reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \reg3[27]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[27]~output .bus_hold = "false";
defparam \reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \reg3[28]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[28]~output .bus_hold = "false";
defparam \reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \reg3[29]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[29]~output .bus_hold = "false";
defparam \reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \reg3[30]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[30]~output .bus_hold = "false";
defparam \reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \reg3[31]~output (
	.i(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[31]~output .bus_hold = "false";
defparam \reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \reg4[0]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[0]~output .bus_hold = "false";
defparam \reg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \reg4[1]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[1]~output .bus_hold = "false";
defparam \reg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \reg4[2]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[2]~output .bus_hold = "false";
defparam \reg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \reg4[3]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[3]~output .bus_hold = "false";
defparam \reg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \reg4[4]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[4]~output .bus_hold = "false";
defparam \reg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \reg4[5]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[5]~output .bus_hold = "false";
defparam \reg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \reg4[6]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[6]~output .bus_hold = "false";
defparam \reg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \reg4[7]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[7]~output .bus_hold = "false";
defparam \reg4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \reg4[8]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[8]~output .bus_hold = "false";
defparam \reg4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \reg4[9]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[9]~output .bus_hold = "false";
defparam \reg4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \reg4[10]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[10]~output .bus_hold = "false";
defparam \reg4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \reg4[11]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[11]~output .bus_hold = "false";
defparam \reg4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \reg4[12]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[12]~output .bus_hold = "false";
defparam \reg4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \reg4[13]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[13]~output .bus_hold = "false";
defparam \reg4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \reg4[14]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[14]~output .bus_hold = "false";
defparam \reg4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \reg4[15]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[15]~output .bus_hold = "false";
defparam \reg4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \reg4[16]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[16]~output .bus_hold = "false";
defparam \reg4[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \reg4[17]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[17]~output .bus_hold = "false";
defparam \reg4[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \reg4[18]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[18]~output .bus_hold = "false";
defparam \reg4[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \reg4[19]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[19]~output .bus_hold = "false";
defparam \reg4[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \reg4[20]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[20]~output .bus_hold = "false";
defparam \reg4[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \reg4[21]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[21]~output .bus_hold = "false";
defparam \reg4[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \reg4[22]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[22]~output .bus_hold = "false";
defparam \reg4[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \reg4[23]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[23]~output .bus_hold = "false";
defparam \reg4[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \reg4[24]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[24]~output .bus_hold = "false";
defparam \reg4[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \reg4[25]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[25]~output .bus_hold = "false";
defparam \reg4[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \reg4[26]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[26]~output .bus_hold = "false";
defparam \reg4[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \reg4[27]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[27]~output .bus_hold = "false";
defparam \reg4[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \reg4[28]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[28]~output .bus_hold = "false";
defparam \reg4[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \reg4[29]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[29]~output .bus_hold = "false";
defparam \reg4[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \reg4[30]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[30]~output .bus_hold = "false";
defparam \reg4[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \reg4[31]~output (
	.i(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[31]~output .bus_hold = "false";
defparam \reg4[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \reg5[0]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[0]~output .bus_hold = "false";
defparam \reg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \reg5[1]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[1]~output .bus_hold = "false";
defparam \reg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \reg5[2]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[2]~output .bus_hold = "false";
defparam \reg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \reg5[3]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[3]~output .bus_hold = "false";
defparam \reg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \reg5[4]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[4]~output .bus_hold = "false";
defparam \reg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \reg5[5]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[5]~output .bus_hold = "false";
defparam \reg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \reg5[6]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[6]~output .bus_hold = "false";
defparam \reg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \reg5[7]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[7]~output .bus_hold = "false";
defparam \reg5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \reg5[8]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[8]~output .bus_hold = "false";
defparam \reg5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \reg5[9]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[9]~output .bus_hold = "false";
defparam \reg5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \reg5[10]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[10]~output .bus_hold = "false";
defparam \reg5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \reg5[11]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[11]~output .bus_hold = "false";
defparam \reg5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \reg5[12]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[12]~output .bus_hold = "false";
defparam \reg5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \reg5[13]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[13]~output .bus_hold = "false";
defparam \reg5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \reg5[14]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[14]~output .bus_hold = "false";
defparam \reg5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \reg5[15]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[15]~output .bus_hold = "false";
defparam \reg5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \reg5[16]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[16]~output .bus_hold = "false";
defparam \reg5[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \reg5[17]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[17]~output .bus_hold = "false";
defparam \reg5[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \reg5[18]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[18]~output .bus_hold = "false";
defparam \reg5[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \reg5[19]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[19]~output .bus_hold = "false";
defparam \reg5[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \reg5[20]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[20]~output .bus_hold = "false";
defparam \reg5[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \reg5[21]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[21]~output .bus_hold = "false";
defparam \reg5[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \reg5[22]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[22]~output .bus_hold = "false";
defparam \reg5[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \reg5[23]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[23]~output .bus_hold = "false";
defparam \reg5[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \reg5[24]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[24]~output .bus_hold = "false";
defparam \reg5[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \reg5[25]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[25]~output .bus_hold = "false";
defparam \reg5[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \reg5[26]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[26]~output .bus_hold = "false";
defparam \reg5[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \reg5[27]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[27]~output .bus_hold = "false";
defparam \reg5[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \reg5[28]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[28]~output .bus_hold = "false";
defparam \reg5[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \reg5[29]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[29]~output .bus_hold = "false";
defparam \reg5[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \reg5[30]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[30]~output .bus_hold = "false";
defparam \reg5[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \reg5[31]~output (
	.i(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[31]~output .bus_hold = "false";
defparam \reg5[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \reg6[0]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[0]~output .bus_hold = "false";
defparam \reg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \reg6[1]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[1]~output .bus_hold = "false";
defparam \reg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \reg6[2]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[2]~output .bus_hold = "false";
defparam \reg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \reg6[3]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[3]~output .bus_hold = "false";
defparam \reg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \reg6[4]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[4]~output .bus_hold = "false";
defparam \reg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \reg6[5]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[5]~output .bus_hold = "false";
defparam \reg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \reg6[6]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[6]~output .bus_hold = "false";
defparam \reg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \reg6[7]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[7]~output .bus_hold = "false";
defparam \reg6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \reg6[8]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[8]~output .bus_hold = "false";
defparam \reg6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \reg6[9]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[9]~output .bus_hold = "false";
defparam \reg6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \reg6[10]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[10]~output .bus_hold = "false";
defparam \reg6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \reg6[11]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[11]~output .bus_hold = "false";
defparam \reg6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \reg6[12]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[12]~output .bus_hold = "false";
defparam \reg6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \reg6[13]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[13]~output .bus_hold = "false";
defparam \reg6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \reg6[14]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[14]~output .bus_hold = "false";
defparam \reg6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \reg6[15]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[15]~output .bus_hold = "false";
defparam \reg6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \reg6[16]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[16]~output .bus_hold = "false";
defparam \reg6[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \reg6[17]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[17]~output .bus_hold = "false";
defparam \reg6[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \reg6[18]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[18]~output .bus_hold = "false";
defparam \reg6[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \reg6[19]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[19]~output .bus_hold = "false";
defparam \reg6[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \reg6[20]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[20]~output .bus_hold = "false";
defparam \reg6[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \reg6[21]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[21]~output .bus_hold = "false";
defparam \reg6[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \reg6[22]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[22]~output .bus_hold = "false";
defparam \reg6[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \reg6[23]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[23]~output .bus_hold = "false";
defparam \reg6[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \reg6[24]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[24]~output .bus_hold = "false";
defparam \reg6[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \reg6[25]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[25]~output .bus_hold = "false";
defparam \reg6[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \reg6[26]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[26]~output .bus_hold = "false";
defparam \reg6[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \reg6[27]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[27]~output .bus_hold = "false";
defparam \reg6[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \reg6[28]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[28]~output .bus_hold = "false";
defparam \reg6[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \reg6[29]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[29]~output .bus_hold = "false";
defparam \reg6[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \reg6[30]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[30]~output .bus_hold = "false";
defparam \reg6[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \reg6[31]~output (
	.i(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[31]~output .bus_hold = "false";
defparam \reg6[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \reg7[0]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[0]~output .bus_hold = "false";
defparam \reg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \reg7[1]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[1]~output .bus_hold = "false";
defparam \reg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \reg7[2]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[2]~output .bus_hold = "false";
defparam \reg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \reg7[3]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[3]~output .bus_hold = "false";
defparam \reg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \reg7[4]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[4]~output .bus_hold = "false";
defparam \reg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \reg7[5]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[5]~output .bus_hold = "false";
defparam \reg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \reg7[6]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[6]~output .bus_hold = "false";
defparam \reg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \reg7[7]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[7]~output .bus_hold = "false";
defparam \reg7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \reg7[8]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[8]~output .bus_hold = "false";
defparam \reg7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \reg7[9]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[9]~output .bus_hold = "false";
defparam \reg7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \reg7[10]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[10]~output .bus_hold = "false";
defparam \reg7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \reg7[11]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[11]~output .bus_hold = "false";
defparam \reg7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \reg7[12]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[12]~output .bus_hold = "false";
defparam \reg7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \reg7[13]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[13]~output .bus_hold = "false";
defparam \reg7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \reg7[14]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[14]~output .bus_hold = "false";
defparam \reg7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \reg7[15]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[15]~output .bus_hold = "false";
defparam \reg7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \reg7[16]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[16]~output .bus_hold = "false";
defparam \reg7[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N9
cycloneive_io_obuf \reg7[17]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[17]~output .bus_hold = "false";
defparam \reg7[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \reg7[18]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[18]~output .bus_hold = "false";
defparam \reg7[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \reg7[19]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[19]~output .bus_hold = "false";
defparam \reg7[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \reg7[20]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[20]~output .bus_hold = "false";
defparam \reg7[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \reg7[21]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[21]~output .bus_hold = "false";
defparam \reg7[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \reg7[22]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[22]~output .bus_hold = "false";
defparam \reg7[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \reg7[23]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[23]~output .bus_hold = "false";
defparam \reg7[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \reg7[24]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[24]~output .bus_hold = "false";
defparam \reg7[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \reg7[25]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[25]~output .bus_hold = "false";
defparam \reg7[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \reg7[26]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[26]~output .bus_hold = "false";
defparam \reg7[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \reg7[27]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[27]~output .bus_hold = "false";
defparam \reg7[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \reg7[28]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[28]~output .bus_hold = "false";
defparam \reg7[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \reg7[29]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[29]~output .bus_hold = "false";
defparam \reg7[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \reg7[30]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[30]~output .bus_hold = "false";
defparam \reg7[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \reg7[31]~output (
	.i(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[31]~output .bus_hold = "false";
defparam \reg7[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \reg8[0]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[0]~output .bus_hold = "false";
defparam \reg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \reg8[1]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[1]~output .bus_hold = "false";
defparam \reg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \reg8[2]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[2]~output .bus_hold = "false";
defparam \reg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \reg8[3]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[3]~output .bus_hold = "false";
defparam \reg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \reg8[4]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[4]~output .bus_hold = "false";
defparam \reg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \reg8[5]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[5]~output .bus_hold = "false";
defparam \reg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \reg8[6]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[6]~output .bus_hold = "false";
defparam \reg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \reg8[7]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[7]~output .bus_hold = "false";
defparam \reg8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \reg8[8]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[8]~output .bus_hold = "false";
defparam \reg8[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \reg8[9]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[9]~output .bus_hold = "false";
defparam \reg8[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \reg8[10]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[10]~output .bus_hold = "false";
defparam \reg8[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \reg8[11]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[11]~output .bus_hold = "false";
defparam \reg8[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \reg8[12]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[12]~output .bus_hold = "false";
defparam \reg8[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \reg8[13]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[13]~output .bus_hold = "false";
defparam \reg8[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N9
cycloneive_io_obuf \reg8[14]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[14]~output .bus_hold = "false";
defparam \reg8[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \reg8[15]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[15]~output .bus_hold = "false";
defparam \reg8[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \reg8[16]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[16]~output .bus_hold = "false";
defparam \reg8[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \reg8[17]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[17]~output .bus_hold = "false";
defparam \reg8[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \reg8[18]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[18]~output .bus_hold = "false";
defparam \reg8[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \reg8[19]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[19]~output .bus_hold = "false";
defparam \reg8[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \reg8[20]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[20]~output .bus_hold = "false";
defparam \reg8[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \reg8[21]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[21]~output .bus_hold = "false";
defparam \reg8[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \reg8[22]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[22]~output .bus_hold = "false";
defparam \reg8[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \reg8[23]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[23]~output .bus_hold = "false";
defparam \reg8[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \reg8[24]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[24]~output .bus_hold = "false";
defparam \reg8[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \reg8[25]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[25]~output .bus_hold = "false";
defparam \reg8[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \reg8[26]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[26]~output .bus_hold = "false";
defparam \reg8[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \reg8[27]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[27]~output .bus_hold = "false";
defparam \reg8[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \reg8[28]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[28]~output .bus_hold = "false";
defparam \reg8[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \reg8[29]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[29]~output .bus_hold = "false";
defparam \reg8[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \reg8[30]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[30]~output .bus_hold = "false";
defparam \reg8[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \reg8[31]~output (
	.i(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg8[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg8[31]~output .bus_hold = "false";
defparam \reg8[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \reg9[0]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[0]~output .bus_hold = "false";
defparam \reg9[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \reg9[1]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[1]~output .bus_hold = "false";
defparam \reg9[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \reg9[2]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[2]~output .bus_hold = "false";
defparam \reg9[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \reg9[3]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[3]~output .bus_hold = "false";
defparam \reg9[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg9[4]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[4]~output .bus_hold = "false";
defparam \reg9[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \reg9[5]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[5]~output .bus_hold = "false";
defparam \reg9[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \reg9[6]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[6]~output .bus_hold = "false";
defparam \reg9[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \reg9[7]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[7]~output .bus_hold = "false";
defparam \reg9[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \reg9[8]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[8]~output .bus_hold = "false";
defparam \reg9[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \reg9[9]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[9]~output .bus_hold = "false";
defparam \reg9[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \reg9[10]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[10]~output .bus_hold = "false";
defparam \reg9[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \reg9[11]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[11]~output .bus_hold = "false";
defparam \reg9[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \reg9[12]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[12]~output .bus_hold = "false";
defparam \reg9[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \reg9[13]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[13]~output .bus_hold = "false";
defparam \reg9[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \reg9[14]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[14]~output .bus_hold = "false";
defparam \reg9[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \reg9[15]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[15]~output .bus_hold = "false";
defparam \reg9[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \reg9[16]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[16]~output .bus_hold = "false";
defparam \reg9[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \reg9[17]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[17]~output .bus_hold = "false";
defparam \reg9[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \reg9[18]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[18]~output .bus_hold = "false";
defparam \reg9[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \reg9[19]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[19]~output .bus_hold = "false";
defparam \reg9[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \reg9[20]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[20]~output .bus_hold = "false";
defparam \reg9[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \reg9[21]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[21]~output .bus_hold = "false";
defparam \reg9[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \reg9[22]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[22]~output .bus_hold = "false";
defparam \reg9[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \reg9[23]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[23]~output .bus_hold = "false";
defparam \reg9[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \reg9[24]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[24]~output .bus_hold = "false";
defparam \reg9[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y7_N16
cycloneive_io_obuf \reg9[25]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[25]~output .bus_hold = "false";
defparam \reg9[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \reg9[26]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[26]~output .bus_hold = "false";
defparam \reg9[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \reg9[27]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[27]~output .bus_hold = "false";
defparam \reg9[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \reg9[28]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[28]~output .bus_hold = "false";
defparam \reg9[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \reg9[29]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[29]~output .bus_hold = "false";
defparam \reg9[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \reg9[30]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[30]~output .bus_hold = "false";
defparam \reg9[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \reg9[31]~output (
	.i(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg9[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg9[31]~output .bus_hold = "false";
defparam \reg9[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \reg10[0]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[0]~output .bus_hold = "false";
defparam \reg10[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \reg10[1]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[1]~output .bus_hold = "false";
defparam \reg10[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \reg10[2]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[2]~output .bus_hold = "false";
defparam \reg10[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \reg10[3]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[3]~output .bus_hold = "false";
defparam \reg10[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \reg10[4]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[4]~output .bus_hold = "false";
defparam \reg10[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \reg10[5]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[5]~output .bus_hold = "false";
defparam \reg10[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \reg10[6]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[6]~output .bus_hold = "false";
defparam \reg10[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \reg10[7]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[7]~output .bus_hold = "false";
defparam \reg10[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \reg10[8]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[8]~output .bus_hold = "false";
defparam \reg10[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \reg10[9]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[9]~output .bus_hold = "false";
defparam \reg10[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \reg10[10]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[10]~output .bus_hold = "false";
defparam \reg10[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg10[11]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[11]~output .bus_hold = "false";
defparam \reg10[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \reg10[12]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[12]~output .bus_hold = "false";
defparam \reg10[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \reg10[13]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[13]~output .bus_hold = "false";
defparam \reg10[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \reg10[14]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[14]~output .bus_hold = "false";
defparam \reg10[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \reg10[15]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[15]~output .bus_hold = "false";
defparam \reg10[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \reg10[16]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[16]~output .bus_hold = "false";
defparam \reg10[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \reg10[17]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[17]~output .bus_hold = "false";
defparam \reg10[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \reg10[18]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[18]~output .bus_hold = "false";
defparam \reg10[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \reg10[19]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[19]~output .bus_hold = "false";
defparam \reg10[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \reg10[20]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[20]~output .bus_hold = "false";
defparam \reg10[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \reg10[21]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[21]~output .bus_hold = "false";
defparam \reg10[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \reg10[22]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[22]~output .bus_hold = "false";
defparam \reg10[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \reg10[23]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[23]~output .bus_hold = "false";
defparam \reg10[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \reg10[24]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[24]~output .bus_hold = "false";
defparam \reg10[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \reg10[25]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[25]~output .bus_hold = "false";
defparam \reg10[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \reg10[26]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[26]~output .bus_hold = "false";
defparam \reg10[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \reg10[27]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[27]~output .bus_hold = "false";
defparam \reg10[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \reg10[28]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[28]~output .bus_hold = "false";
defparam \reg10[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \reg10[29]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[29]~output .bus_hold = "false";
defparam \reg10[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \reg10[30]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[30]~output .bus_hold = "false";
defparam \reg10[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \reg10[31]~output (
	.i(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg10[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg10[31]~output .bus_hold = "false";
defparam \reg10[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \reg11[0]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[0]~output .bus_hold = "false";
defparam \reg11[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \reg11[1]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[1]~output .bus_hold = "false";
defparam \reg11[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \reg11[2]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[2]~output .bus_hold = "false";
defparam \reg11[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg11[3]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[3]~output .bus_hold = "false";
defparam \reg11[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg11[4]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[4]~output .bus_hold = "false";
defparam \reg11[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \reg11[5]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[5]~output .bus_hold = "false";
defparam \reg11[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \reg11[6]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[6]~output .bus_hold = "false";
defparam \reg11[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \reg11[7]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[7]~output .bus_hold = "false";
defparam \reg11[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \reg11[8]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[8]~output .bus_hold = "false";
defparam \reg11[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \reg11[9]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[9]~output .bus_hold = "false";
defparam \reg11[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \reg11[10]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[10]~output .bus_hold = "false";
defparam \reg11[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \reg11[11]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[11]~output .bus_hold = "false";
defparam \reg11[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \reg11[12]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[12]~output .bus_hold = "false";
defparam \reg11[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \reg11[13]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[13]~output .bus_hold = "false";
defparam \reg11[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \reg11[14]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[14]~output .bus_hold = "false";
defparam \reg11[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \reg11[15]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[15]~output .bus_hold = "false";
defparam \reg11[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \reg11[16]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[16]~output .bus_hold = "false";
defparam \reg11[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \reg11[17]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[17]~output .bus_hold = "false";
defparam \reg11[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \reg11[18]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[18]~output .bus_hold = "false";
defparam \reg11[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \reg11[19]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[19]~output .bus_hold = "false";
defparam \reg11[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \reg11[20]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[20]~output .bus_hold = "false";
defparam \reg11[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \reg11[21]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[21]~output .bus_hold = "false";
defparam \reg11[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \reg11[22]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[22]~output .bus_hold = "false";
defparam \reg11[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \reg11[23]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[23]~output .bus_hold = "false";
defparam \reg11[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \reg11[24]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[24]~output .bus_hold = "false";
defparam \reg11[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \reg11[25]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[25]~output .bus_hold = "false";
defparam \reg11[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \reg11[26]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[26]~output .bus_hold = "false";
defparam \reg11[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \reg11[27]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[27]~output .bus_hold = "false";
defparam \reg11[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \reg11[28]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[28]~output .bus_hold = "false";
defparam \reg11[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \reg11[29]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[29]~output .bus_hold = "false";
defparam \reg11[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \reg11[30]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[30]~output .bus_hold = "false";
defparam \reg11[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \reg11[31]~output (
	.i(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg11[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg11[31]~output .bus_hold = "false";
defparam \reg11[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \reg12[0]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[0]~output .bus_hold = "false";
defparam \reg12[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \reg12[1]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[1]~output .bus_hold = "false";
defparam \reg12[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \reg12[2]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[2]~output .bus_hold = "false";
defparam \reg12[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \reg12[3]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[3]~output .bus_hold = "false";
defparam \reg12[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \reg12[4]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[4]~output .bus_hold = "false";
defparam \reg12[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \reg12[5]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[5]~output .bus_hold = "false";
defparam \reg12[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \reg12[6]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[6]~output .bus_hold = "false";
defparam \reg12[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \reg12[7]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[7]~output .bus_hold = "false";
defparam \reg12[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \reg12[8]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[8]~output .bus_hold = "false";
defparam \reg12[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \reg12[9]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[9]~output .bus_hold = "false";
defparam \reg12[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \reg12[10]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[10]~output .bus_hold = "false";
defparam \reg12[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \reg12[11]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[11]~output .bus_hold = "false";
defparam \reg12[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \reg12[12]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[12]~output .bus_hold = "false";
defparam \reg12[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \reg12[13]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[13]~output .bus_hold = "false";
defparam \reg12[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \reg12[14]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[14]~output .bus_hold = "false";
defparam \reg12[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \reg12[15]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[15]~output .bus_hold = "false";
defparam \reg12[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \reg12[16]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[16]~output .bus_hold = "false";
defparam \reg12[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \reg12[17]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[17]~output .bus_hold = "false";
defparam \reg12[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \reg12[18]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[18]~output .bus_hold = "false";
defparam \reg12[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \reg12[19]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[19]~output .bus_hold = "false";
defparam \reg12[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N23
cycloneive_io_obuf \reg12[20]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[20]~output .bus_hold = "false";
defparam \reg12[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \reg12[21]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[21]~output .bus_hold = "false";
defparam \reg12[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \reg12[22]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[22]~output .bus_hold = "false";
defparam \reg12[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \reg12[23]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[23]~output .bus_hold = "false";
defparam \reg12[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \reg12[24]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[24]~output .bus_hold = "false";
defparam \reg12[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \reg12[25]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[25]~output .bus_hold = "false";
defparam \reg12[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \reg12[26]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[26]~output .bus_hold = "false";
defparam \reg12[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y8_N16
cycloneive_io_obuf \reg12[27]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[27]~output .bus_hold = "false";
defparam \reg12[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \reg12[28]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[28]~output .bus_hold = "false";
defparam \reg12[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \reg12[29]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[29]~output .bus_hold = "false";
defparam \reg12[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \reg12[30]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[30]~output .bus_hold = "false";
defparam \reg12[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \reg12[31]~output (
	.i(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg12[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg12[31]~output .bus_hold = "false";
defparam \reg12[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \reg13[0]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[0]~output .bus_hold = "false";
defparam \reg13[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \reg13[1]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[1]~output .bus_hold = "false";
defparam \reg13[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \reg13[2]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[2]~output .bus_hold = "false";
defparam \reg13[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \reg13[3]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[3]~output .bus_hold = "false";
defparam \reg13[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \reg13[4]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[4]~output .bus_hold = "false";
defparam \reg13[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \reg13[5]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[5]~output .bus_hold = "false";
defparam \reg13[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \reg13[6]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[6]~output .bus_hold = "false";
defparam \reg13[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \reg13[7]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[7]~output .bus_hold = "false";
defparam \reg13[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \reg13[8]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[8]~output .bus_hold = "false";
defparam \reg13[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \reg13[9]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[9]~output .bus_hold = "false";
defparam \reg13[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \reg13[10]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[10]~output .bus_hold = "false";
defparam \reg13[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \reg13[11]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[11]~output .bus_hold = "false";
defparam \reg13[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \reg13[12]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[12]~output .bus_hold = "false";
defparam \reg13[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \reg13[13]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[13]~output .bus_hold = "false";
defparam \reg13[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \reg13[14]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[14]~output .bus_hold = "false";
defparam \reg13[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \reg13[15]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[15]~output .bus_hold = "false";
defparam \reg13[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \reg13[16]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[16]~output .bus_hold = "false";
defparam \reg13[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \reg13[17]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[17]~output .bus_hold = "false";
defparam \reg13[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \reg13[18]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[18]~output .bus_hold = "false";
defparam \reg13[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \reg13[19]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[19]~output .bus_hold = "false";
defparam \reg13[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \reg13[20]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[20]~output .bus_hold = "false";
defparam \reg13[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \reg13[21]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[21]~output .bus_hold = "false";
defparam \reg13[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \reg13[22]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[22]~output .bus_hold = "false";
defparam \reg13[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \reg13[23]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[23]~output .bus_hold = "false";
defparam \reg13[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \reg13[24]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[24]~output .bus_hold = "false";
defparam \reg13[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \reg13[25]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[25]~output .bus_hold = "false";
defparam \reg13[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \reg13[26]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[26]~output .bus_hold = "false";
defparam \reg13[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \reg13[27]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[27]~output .bus_hold = "false";
defparam \reg13[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \reg13[28]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[28]~output .bus_hold = "false";
defparam \reg13[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \reg13[29]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[29]~output .bus_hold = "false";
defparam \reg13[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \reg13[30]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[30]~output .bus_hold = "false";
defparam \reg13[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \reg13[31]~output (
	.i(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg13[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg13[31]~output .bus_hold = "false";
defparam \reg13[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \reg30[0]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[0]~output .bus_hold = "false";
defparam \reg30[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \reg30[1]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[1]~output .bus_hold = "false";
defparam \reg30[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \reg30[2]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[2]~output .bus_hold = "false";
defparam \reg30[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \reg30[3]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[3]~output .bus_hold = "false";
defparam \reg30[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \reg30[4]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[4]~output .bus_hold = "false";
defparam \reg30[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \reg30[5]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[5]~output .bus_hold = "false";
defparam \reg30[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \reg30[6]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[6]~output .bus_hold = "false";
defparam \reg30[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \reg30[7]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[7]~output .bus_hold = "false";
defparam \reg30[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \reg30[8]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[8]~output .bus_hold = "false";
defparam \reg30[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \reg30[9]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[9]~output .bus_hold = "false";
defparam \reg30[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \reg30[10]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[10]~output .bus_hold = "false";
defparam \reg30[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \reg30[11]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[11]~output .bus_hold = "false";
defparam \reg30[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \reg30[12]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[12]~output .bus_hold = "false";
defparam \reg30[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \reg30[13]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[13]~output .bus_hold = "false";
defparam \reg30[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \reg30[14]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[14]~output .bus_hold = "false";
defparam \reg30[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \reg30[15]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[15]~output .bus_hold = "false";
defparam \reg30[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \reg30[16]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[16]~output .bus_hold = "false";
defparam \reg30[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \reg30[17]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[17]~output .bus_hold = "false";
defparam \reg30[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \reg30[18]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[18]~output .bus_hold = "false";
defparam \reg30[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \reg30[19]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[19]~output .bus_hold = "false";
defparam \reg30[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \reg30[20]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[20]~output .bus_hold = "false";
defparam \reg30[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \reg30[21]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[21]~output .bus_hold = "false";
defparam \reg30[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \reg30[22]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[22]~output .bus_hold = "false";
defparam \reg30[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \reg30[23]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[23]~output .bus_hold = "false";
defparam \reg30[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \reg30[24]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[24]~output .bus_hold = "false";
defparam \reg30[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \reg30[25]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[25]~output .bus_hold = "false";
defparam \reg30[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \reg30[26]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[26]~output .bus_hold = "false";
defparam \reg30[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \reg30[27]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[27]~output .bus_hold = "false";
defparam \reg30[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \reg30[28]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[28]~output .bus_hold = "false";
defparam \reg30[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \reg30[29]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[29]~output .bus_hold = "false";
defparam \reg30[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \reg30[30]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[30]~output .bus_hold = "false";
defparam \reg30[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \reg30[31]~output (
	.i(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg30[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg30[31]~output .bus_hold = "false";
defparam \reg30[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \reg31[0]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[0]~output .bus_hold = "false";
defparam \reg31[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \reg31[1]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[1]~output .bus_hold = "false";
defparam \reg31[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \reg31[2]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[2]~output .bus_hold = "false";
defparam \reg31[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \reg31[3]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[3]~output .bus_hold = "false";
defparam \reg31[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \reg31[4]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[4]~output .bus_hold = "false";
defparam \reg31[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \reg31[5]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[5]~output .bus_hold = "false";
defparam \reg31[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \reg31[6]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[6]~output .bus_hold = "false";
defparam \reg31[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \reg31[7]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[7]~output .bus_hold = "false";
defparam \reg31[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \reg31[8]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[8]~output .bus_hold = "false";
defparam \reg31[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \reg31[9]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[9]~output .bus_hold = "false";
defparam \reg31[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \reg31[10]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[10]~output .bus_hold = "false";
defparam \reg31[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \reg31[11]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[11]~output .bus_hold = "false";
defparam \reg31[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \reg31[12]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[12]~output .bus_hold = "false";
defparam \reg31[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \reg31[13]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[13]~output .bus_hold = "false";
defparam \reg31[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \reg31[14]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[14]~output .bus_hold = "false";
defparam \reg31[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \reg31[15]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[15]~output .bus_hold = "false";
defparam \reg31[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \reg31[16]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[16]~output .bus_hold = "false";
defparam \reg31[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \reg31[17]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[17]~output .bus_hold = "false";
defparam \reg31[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \reg31[18]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[18]~output .bus_hold = "false";
defparam \reg31[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \reg31[19]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[19]~output .bus_hold = "false";
defparam \reg31[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \reg31[20]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[20]~output .bus_hold = "false";
defparam \reg31[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \reg31[21]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[21]~output .bus_hold = "false";
defparam \reg31[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \reg31[22]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[22]~output .bus_hold = "false";
defparam \reg31[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \reg31[23]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[23]~output .bus_hold = "false";
defparam \reg31[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \reg31[24]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[24]~output .bus_hold = "false";
defparam \reg31[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \reg31[25]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[25]~output .bus_hold = "false";
defparam \reg31[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \reg31[26]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[26]~output .bus_hold = "false";
defparam \reg31[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \reg31[27]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[27]~output .bus_hold = "false";
defparam \reg31[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \reg31[28]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[28]~output .bus_hold = "false";
defparam \reg31[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \reg31[29]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[29]~output .bus_hold = "false";
defparam \reg31[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \reg31[30]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[30]~output .bus_hold = "false";
defparam \reg31[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \reg31[31]~output (
	.i(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg31[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg31[31]~output .bus_hold = "false";
defparam \reg31[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N20
cycloneive_lcell_comb \clock_div_4|r_reg[0]~0 (
// Equation(s):
// \clock_div_4|r_reg[0]~0_combout  = !\clock_div_4|r_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\clock_div_4|r_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|r_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|r_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \clock_div_4|r_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y1_N21
dffeas \clock_div_4|r_reg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|r_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|r_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|r_reg[0] .is_wysiwyg = "true";
defparam \clock_div_4|r_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N10
cycloneive_lcell_comb \clock_div_4|clk_track~0 (
// Equation(s):
// \clock_div_4|clk_track~0_combout  = \clock_div_4|clk_track~q  $ (\clock_div_4|r_reg [0])

	.dataa(gnd),
	.datab(\clock_div_4|clk_track~q ),
	.datac(gnd),
	.datad(\clock_div_4|r_reg [0]),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~0 .lut_mask = 16'h33CC;
defparam \clock_div_4|clk_track~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y1_N16
cycloneive_lcell_comb \clock_div_4|clk_track~feeder (
// Equation(s):
// \clock_div_4|clk_track~feeder_combout  = \clock_div_4|clk_track~0_combout 

	.dataa(gnd),
	.datab(\clock_div_4|clk_track~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clock_div_4|clk_track~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clock_div_4|clk_track~feeder .lut_mask = 16'hCCCC;
defparam \clock_div_4|clk_track~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y1_N17
dffeas \clock_div_4|clk_track (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\clock_div_4|clk_track~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_div_4|clk_track~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_div_4|clk_track .is_wysiwyg = "true";
defparam \clock_div_4|clk_track .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \clock_div_4|clk_track~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_div_4|clk_track~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_div_4|clk_track~clkctrl_outclk ));
// synopsys translate_off
defparam \clock_div_4|clk_track~clkctrl .clock_type = "global clock";
defparam \clock_div_4|clk_track~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneive_lcell_comb \my_processor|getNPC|Add0~0 (
// Equation(s):
// \my_processor|getNPC|Add0~0_combout  = \my_processor|pc_reg|q [0] $ (VCC)
// \my_processor|getNPC|Add0~1  = CARRY(\my_processor|pc_reg|q [0])

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getNPC|Add0~0_combout ),
	.cout(\my_processor|getNPC|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~0 .lut_mask = 16'h33CC;
defparam \my_processor|getNPC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
cycloneive_lcell_comb \my_processor|getNPC|Add0~2 (
// Equation(s):
// \my_processor|getNPC|Add0~2_combout  = (\my_processor|pc_reg|q [1] & (!\my_processor|getNPC|Add0~1 )) # (!\my_processor|pc_reg|q [1] & ((\my_processor|getNPC|Add0~1 ) # (GND)))
// \my_processor|getNPC|Add0~3  = CARRY((!\my_processor|getNPC|Add0~1 ) # (!\my_processor|pc_reg|q [1]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~1 ),
	.combout(\my_processor|getNPC|Add0~2_combout ),
	.cout(\my_processor|getNPC|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneive_lcell_comb \my_processor|getNPC|Add0~4 (
// Equation(s):
// \my_processor|getNPC|Add0~4_combout  = (\my_processor|pc_reg|q [2] & (\my_processor|getNPC|Add0~3  $ (GND))) # (!\my_processor|pc_reg|q [2] & (!\my_processor|getNPC|Add0~3  & VCC))
// \my_processor|getNPC|Add0~5  = CARRY((\my_processor|pc_reg|q [2] & !\my_processor|getNPC|Add0~3 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~3 ),
	.combout(\my_processor|getNPC|Add0~4_combout ),
	.cout(\my_processor|getNPC|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~4 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
cycloneive_lcell_comb \my_processor|getNPC|Add0~6 (
// Equation(s):
// \my_processor|getNPC|Add0~6_combout  = (\my_processor|pc_reg|q [3] & (!\my_processor|getNPC|Add0~5 )) # (!\my_processor|pc_reg|q [3] & ((\my_processor|getNPC|Add0~5 ) # (GND)))
// \my_processor|getNPC|Add0~7  = CARRY((!\my_processor|getNPC|Add0~5 ) # (!\my_processor|pc_reg|q [3]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~5 ),
	.combout(\my_processor|getNPC|Add0~6_combout ),
	.cout(\my_processor|getNPC|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~6 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N8
cycloneive_lcell_comb \my_processor|getNPC|Add0~8 (
// Equation(s):
// \my_processor|getNPC|Add0~8_combout  = (\my_processor|pc_reg|q [4] & (\my_processor|getNPC|Add0~7  $ (GND))) # (!\my_processor|pc_reg|q [4] & (!\my_processor|getNPC|Add0~7  & VCC))
// \my_processor|getNPC|Add0~9  = CARRY((\my_processor|pc_reg|q [4] & !\my_processor|getNPC|Add0~7 ))

	.dataa(\my_processor|pc_reg|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~7 ),
	.combout(\my_processor|getNPC|Add0~8_combout ),
	.cout(\my_processor|getNPC|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~8 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
cycloneive_lcell_comb \my_processor|getNPC|Add0~10 (
// Equation(s):
// \my_processor|getNPC|Add0~10_combout  = (\my_processor|pc_reg|q [5] & (!\my_processor|getNPC|Add0~9 )) # (!\my_processor|pc_reg|q [5] & ((\my_processor|getNPC|Add0~9 ) # (GND)))
// \my_processor|getNPC|Add0~11  = CARRY((!\my_processor|getNPC|Add0~9 ) # (!\my_processor|pc_reg|q [5]))

	.dataa(\my_processor|pc_reg|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~9 ),
	.combout(\my_processor|getNPC|Add0~10_combout ),
	.cout(\my_processor|getNPC|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~10 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneive_lcell_comb \my_processor|getNPC|Add0~12 (
// Equation(s):
// \my_processor|getNPC|Add0~12_combout  = (\my_processor|pc_reg|q [6] & (\my_processor|getNPC|Add0~11  $ (GND))) # (!\my_processor|pc_reg|q [6] & (!\my_processor|getNPC|Add0~11  & VCC))
// \my_processor|getNPC|Add0~13  = CARRY((\my_processor|pc_reg|q [6] & !\my_processor|getNPC|Add0~11 ))

	.dataa(\my_processor|pc_reg|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~11 ),
	.combout(\my_processor|getNPC|Add0~12_combout ),
	.cout(\my_processor|getNPC|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~12 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N14
cycloneive_lcell_comb \my_processor|getNPC|Add0~14 (
// Equation(s):
// \my_processor|getNPC|Add0~14_combout  = (\my_processor|pc_reg|q [7] & (!\my_processor|getNPC|Add0~13 )) # (!\my_processor|pc_reg|q [7] & ((\my_processor|getNPC|Add0~13 ) # (GND)))
// \my_processor|getNPC|Add0~15  = CARRY((!\my_processor|getNPC|Add0~13 ) # (!\my_processor|pc_reg|q [7]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~13 ),
	.combout(\my_processor|getNPC|Add0~14_combout ),
	.cout(\my_processor|getNPC|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~14 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneive_lcell_comb \my_processor|getNPC|Add0~16 (
// Equation(s):
// \my_processor|getNPC|Add0~16_combout  = (\my_processor|pc_reg|q [8] & (\my_processor|getNPC|Add0~15  $ (GND))) # (!\my_processor|pc_reg|q [8] & (!\my_processor|getNPC|Add0~15  & VCC))
// \my_processor|getNPC|Add0~17  = CARRY((\my_processor|pc_reg|q [8] & !\my_processor|getNPC|Add0~15 ))

	.dataa(\my_processor|pc_reg|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~15 ),
	.combout(\my_processor|getNPC|Add0~16_combout ),
	.cout(\my_processor|getNPC|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~16 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N18
cycloneive_lcell_comb \my_processor|getNPC|Add0~18 (
// Equation(s):
// \my_processor|getNPC|Add0~18_combout  = (\my_processor|pc_reg|q [9] & (!\my_processor|getNPC|Add0~17 )) # (!\my_processor|pc_reg|q [9] & ((\my_processor|getNPC|Add0~17 ) # (GND)))
// \my_processor|getNPC|Add0~19  = CARRY((!\my_processor|getNPC|Add0~17 ) # (!\my_processor|pc_reg|q [9]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~17 ),
	.combout(\my_processor|getNPC|Add0~18_combout ),
	.cout(\my_processor|getNPC|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~18 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAA0000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \my_processor|checker|isJr~4 (
// Equation(s):
// \my_processor|checker|isJr~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & !\my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isJr~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJr~4 .lut_mask = 16'h0030;
defparam \my_processor|checker|isJr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BA5400;
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \my_processor|checker|isAddi (
// Equation(s):
// \my_processor|checker|isAddi~combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|checker|isAddi~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isAddi .lut_mask = 16'hF3FF;
defparam \my_processor|checker|isAddi .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \my_processor|checker|isLw~0 (
// Equation(s):
// \my_processor|checker|isLw~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & !\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw~0 .lut_mask = 16'h000F;
defparam \my_processor|checker|isLw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000;
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \my_processor|checker|isJ~0 (
// Equation(s):
// \my_processor|checker|isJ~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & !\my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isJ~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJ~0 .lut_mask = 16'h0003;
defparam \my_processor|checker|isJ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneive_lcell_comb \my_processor|checker|isALU~0 (
// Equation(s):
// \my_processor|checker|isALU~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (\my_processor|checker|isLw~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & \my_processor|checker|isJ~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|checker|isLw~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~0 .lut_mask = 16'h0400;
defparam \my_processor|checker|isALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N6
cycloneive_lcell_comb \my_processor|checker|isALU~1 (
// Equation(s):
// \my_processor|checker|isALU~1_combout  = ((\my_processor|checker|isALU~0_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|checker|isAddi~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|checker|isAddi~combout ),
	.datad(\my_processor|checker|isALU~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isALU~1 .lut_mask = 16'h7F0F;
defparam \my_processor|checker|isALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \my_processor|checker|isLw (
// Equation(s):
// \my_processor|checker|isLw~combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [31] & (\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [29] & \my_processor|checker|isLw~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_processor|checker|isLw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isLw~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isLw .lut_mask = 16'h0400;
defparam \my_processor|checker|isLw .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \my_processor|checker|isWriteReg~0 (
// Equation(s):
// \my_processor|checker|isWriteReg~0_combout  = (!\my_processor|checker|isALU~1_combout  & !\my_processor|checker|isLw~combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isALU~1_combout ),
	.datac(gnd),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isWriteReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isWriteReg~0 .lut_mask = 16'h0033;
defparam \my_processor|checker|isWriteReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \my_processor|data_writeReg[31]~323 (
// Equation(s):
// \my_processor|data_writeReg[31]~323_combout  = (!\my_processor|checker|isWriteReg~0_combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJr~4_combout 
// )))

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isWriteReg~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~323 .lut_mask = 16'h007F;
defparam \my_processor|data_writeReg[31]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneive_lcell_comb \my_processor|data_writeReg[31]~324 (
// Equation(s):
// \my_processor|data_writeReg[31]~324_combout  = ((!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_processor|checker|isALU~0_combout ))) # (!\my_processor|checker|isAddi~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|checker|isAddi~combout ),
	.datad(\my_processor|checker|isALU~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~324 .lut_mask = 16'h1F0F;
defparam \my_processor|data_writeReg[31]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \my_processor|checker|isB~0 (
// Equation(s):
// \my_processor|checker|isB~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (!\my_imem|altsyncram_component|auto_generated|q_a [27] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isB~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isB~0 .lut_mask = 16'h0002;
defparam \my_processor|checker|isB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \my_processor|checker|isJr~5 (
// Equation(s):
// \my_processor|checker|isJr~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & (\my_imem|altsyncram_component|auto_generated|q_a [29] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isJr~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJr~5 .lut_mask = 16'h0010;
defparam \my_processor|checker|isJr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N24
cycloneive_lcell_comb \my_processor|aulOper[1]~0 (
// Equation(s):
// \my_processor|aulOper[1]~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (!\my_processor|checker|isJr~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (((!\my_imem|altsyncram_component|auto_generated|q_a [28]) 
// # (!\my_processor|checker|isSetx~0_combout ))))

	.dataa(\my_processor|checker|isJr~5_combout ),
	.datab(\my_processor|checker|isSetx~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~0 .lut_mask = 16'h553F;
defparam \my_processor|aulOper[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneive_lcell_comb \my_processor|aulOper[1]~1 (
// Equation(s):
// \my_processor|aulOper[1]~1_combout  = (!\my_processor|checker|isB~0_combout  & \my_processor|aulOper[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|checker|isB~0_combout ),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~1 .lut_mask = 16'h0F00;
defparam \my_processor|aulOper[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~0 (
// Equation(s):
// \my_processor|ALUOper|Selector0~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [6] & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_processor|aulOper[1]~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~0 .lut_mask = 16'h1000;
defparam \my_processor|ALUOper|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N30
cycloneive_lcell_comb \my_processor|aulOper[1]~3 (
// Equation(s):
// \my_processor|aulOper[1]~3_combout  = (!\my_processor|checker|isB~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [3] & \my_processor|aulOper[1]~0_combout ))

	.dataa(\my_processor|checker|isB~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[1]~3 .lut_mask = 16'h4400;
defparam \my_processor|aulOper[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044C88218;
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N22
cycloneive_lcell_comb \my_processor|aulOper[0]~2 (
// Equation(s):
// \my_processor|aulOper[0]~2_combout  = (\my_processor|checker|isB~0_combout  & (((\my_processor|checker|isAddi~combout )))) # (!\my_processor|checker|isB~0_combout  & ((\my_processor|aulOper[1]~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a 
// [2])) # (!\my_processor|aulOper[1]~0_combout  & ((\my_processor|checker|isAddi~combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|checker|isB~0_combout ),
	.datac(\my_processor|checker|isAddi~combout ),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[0]~2 .lut_mask = 16'hE2F0;
defparam \my_processor|aulOper[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneive_lcell_comb \my_processor|checker|isJal~0 (
// Equation(s):
// \my_processor|checker|isJal~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|checker|isJ~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isJal~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJal~0 .lut_mask = 16'hA000;
defparam \my_processor|checker|isJal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \my_processor|checker|isB~1 (
// Equation(s):
// \my_processor|checker|isB~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isB~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isB~1 .lut_mask = 16'h5500;
defparam \my_processor|checker|isB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011500014;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \my_processor|checker|isI~0 (
// Equation(s):
// \my_processor|checker|isI~0_combout  = (\my_processor|checker|isJr~5_combout ) # ((\my_processor|checker|isLw~combout ) # (\my_processor|checker|isSw~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|checker|isJr~5_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isI~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isI~0 .lut_mask = 16'hFFFC;
defparam \my_processor|checker|isI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \my_processor|checker|isBI (
// Equation(s):
// \my_processor|checker|isBI~combout  = (\my_processor|checker|isJr~5_combout ) # ((\my_processor|checker|isB~0_combout ) # ((\my_processor|checker|isLw~combout ) # (\my_processor|checker|isSw~0_combout )))

	.dataa(\my_processor|checker|isJr~5_combout ),
	.datab(\my_processor|checker|isB~0_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|checker|isSw~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isBI~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isBI .lut_mask = 16'hFFFE;
defparam \my_processor|checker|isBI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~6 (
// Equation(s):
// \my_regfile|data_readRegB[31]~6_combout  = (\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21])) # (!\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~6 .lut_mask = 16'hCFC0;
defparam \my_regfile|data_readRegB[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \my_processor|checker|isWriteReg~1 (
// Equation(s):
// \my_processor|checker|isWriteReg~1_combout  = (!\my_processor|checker|isSw~0_combout  & (((\my_processor|checker|isJal~0_combout ) # (\my_processor|checker|isSetx~1_combout )) # (!\my_processor|checker|isWriteReg~0_combout )))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isWriteReg~0_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isSetx~1_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isWriteReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isWriteReg~1 .lut_mask = 16'h5551;
defparam \my_processor|checker|isWriteReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[3]~326 (
// Equation(s):
// \my_processor|data_writeReg[3]~326_combout  = (\my_processor|checker|isWriteReg~1_combout  & ((\my_processor|checker|isLw~combout ) # ((!\my_processor|checker|isALU~1_combout  & \my_processor|checker|isSetx~1_combout )))) # 
// (!\my_processor|checker|isWriteReg~1_combout  & (((\my_processor|checker|isSetx~1_combout ))))

	.dataa(\my_processor|checker|isALU~1_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isWriteReg~1_combout ),
	.datad(\my_processor|checker|isSetx~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~326 .lut_mask = 16'hDFC0;
defparam \my_processor|data_writeReg[3]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[2]~70 (
// Equation(s):
// \my_processor|data_writeReg[2]~70_combout  = (\my_processor|data_writeReg[3]~326_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [2]) # (\my_processor|data_writeReg[31]~323_combout )))) # (!\my_processor|data_writeReg[3]~326_combout  & 
// (\my_processor|getNPC|Add0~4_combout  & ((!\my_processor|data_writeReg[31]~323_combout ))))

	.dataa(\my_processor|getNPC|Add0~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|data_writeReg[3]~326_combout ),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~70 .lut_mask = 16'hF0CA;
defparam \my_processor|data_writeReg[2]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~69 (
// Equation(s):
// \my_processor|data_writeReg[3]~69_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[3]~326_combout ) # (!\my_processor|data_writeReg[31]~41_combout )))

	.dataa(\my_processor|data_writeReg[3]~326_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[31]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~69 .lut_mask = 16'h8C8C;
defparam \my_processor|data_writeReg[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \my_processor|data[2]~48 (
// Equation(s):
// \my_processor|data[2]~48_combout  = (((\my_regfile|data_readRegA[2]~733_combout ) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isJr~4_combout ),
	.datad(\my_regfile|data_readRegA[2]~733_combout ),
	.cin(gnd),
	.combout(\my_processor|data[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[2]~48 .lut_mask = 16'hFF7F;
defparam \my_processor|data[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \my_processor|data_writeReg[0]~28 (
// Equation(s):
// \my_processor|data_writeReg[0]~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [0] & !\my_processor|data_writeReg[31]~323_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~28 .lut_mask = 16'h00F0;
defparam \my_processor|data_writeReg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneive_lcell_comb \my_processor|data_writeReg[0]~29 (
// Equation(s):
// \my_processor|data_writeReg[0]~29_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_processor|checker|isALU~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|checker|isALU~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~29 .lut_mask = 16'h0500;
defparam \my_processor|data_writeReg[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \my_processor|dataB[31]~0 (
// Equation(s):
// \my_processor|dataB[31]~0_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegB[31]~30_combout  & 
// \my_processor|checker|isBex~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[31]~30_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[31]~0 .lut_mask = 16'hB888;
defparam \my_processor|dataB[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~296 (
// Equation(s):
// \my_processor|data_writeReg[27]~296_combout  = (!\my_processor|checker|isLw~combout  & (((\my_processor|checker|isAddi~combout  & !\my_processor|data_writeReg[0]~29_combout )) # (!\my_processor|ALUOper|overflow~combout )))

	.dataa(\my_processor|checker|isAddi~combout ),
	.datab(\my_processor|data_writeReg[0]~29_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|ALUOper|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~296 .lut_mask = 16'h020F;
defparam \my_processor|data_writeReg[27]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005505050;
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \my_processor|ctrl_writeReg[4]~0 (
// Equation(s):
// \my_processor|ctrl_writeReg[4]~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & ((\my_imem|altsyncram_component|auto_generated|q_a [27] & ((\my_processor|checker|isJr~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [27] & (\my_processor|checker|isJ~0_combout ))))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[4]~0 .lut_mask = 16'h0C0A;
defparam \my_processor|ctrl_writeReg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~1 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~1_combout  = (!\my_processor|checker|isSw~0_combout  & (!\my_processor|data_writeReg[31]~41_combout  & ((\my_processor|ctrl_writeReg[4]~0_combout ) # (\my_processor|checker|isLw~combout ))))

	.dataa(\my_processor|ctrl_writeReg[4]~0_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|data_writeReg[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~1 .lut_mask = 16'h000E;
defparam \my_processor|ctrl_writeReg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~23 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~23_combout  = (\my_processor|checker|isWriteReg~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [26]) # (!\my_processor|ctrl_writeReg[0]~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(gnd),
	.datac(\my_processor|checker|isWriteReg~1_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~23 .lut_mask = 16'hA0F0;
defparam \my_regfile|bcw|bitcheck[16]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E444EE44;
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[20]~10 (
// Equation(s):
// \my_regfile|bcw|bitcheck[20]~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[20]~10 .lut_mask = 16'h0C00;
defparam \my_regfile|bcw|bitcheck[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \my_processor|ctrl_writeReg[0]~2 (
// Equation(s):
// \my_processor|ctrl_writeReg[0]~2_combout  = (\my_processor|checker|isJal~0_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [22] & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_processor|checker|isJal~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[0]~2 .lut_mask = 16'hFFC0;
defparam \my_processor|ctrl_writeReg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \my_processor|ctrl_writeReg[3]~3 (
// Equation(s):
// \my_processor|ctrl_writeReg[3]~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_processor|ctrl_writeReg[0]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[3]~3 .lut_mask = 16'hAAFF;
defparam \my_processor|ctrl_writeReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[21]~40 (
// Equation(s):
// \my_regfile|bcw|bitcheck[21]~40_combout  = (\my_regfile|bcw|bitcheck[16]~23_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[21]~40 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[21]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~4 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~4_combout  = (\my_processor|checker|isWriteReg~1_combout  & (\my_processor|ctrl_writeReg[0]~1_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_processor|checker|isWriteReg~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~4 .lut_mask = 16'h00A0;
defparam \my_regfile|bcw|bitcheck[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[5]~12 (
// Equation(s):
// \my_regfile|bcw|bitcheck[5]~12_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[5]~12 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~9 (
// Equation(s):
// \my_regfile|data_readRegB[31]~9_combout  = (\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~9 .lut_mask = 16'hCACA;
defparam \my_regfile|data_readRegB[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~48 (
// Equation(s):
// \my_regfile|data_readRegB[30]~48_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [30] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~48 .lut_mask = 16'hF0AC;
defparam \my_regfile|data_readRegB[30]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[13]~21 (
// Equation(s):
// \my_regfile|bcw|bitcheck[13]~21_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_processor|ctrl_writeReg[3]~3_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[13]~21 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[29]~41 (
// Equation(s):
// \my_regfile|bcw|bitcheck[29]~41_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & \my_regfile|bcw|bitcheck[20]~10_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[29]~41 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[30]~336_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~49 (
// Equation(s):
// \my_regfile|data_readRegB[30]~49_combout  = (\my_regfile|data_readRegB[30]~48_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # (!\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[30]~48_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [30] & ((\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[30]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~49 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[30]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000085140;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400;
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~0_combout  = (\my_processor|checker|isJr~5_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isJr~5_combout  & ((\my_processor|checker|isB~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isB~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|checker|isJr~5_combout ),
	.datad(\my_processor|checker|isB~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~0 .lut_mask = 16'hAAAC;
defparam \my_processor|ctrl_readRegB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegB[0]~1 (
// Equation(s):
// \my_processor|ctrl_readRegB[0]~1_combout  = (\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isLw~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|ctrl_readRegB[0]~0_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|ctrl_readRegB[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[0]~1 .lut_mask = 16'hABA8;
defparam \my_processor|ctrl_readRegB[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~651 (
// Equation(s):
// \my_regfile|data_readRegB[31]~651_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|checker|isBI~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [18]))) # (!\my_processor|checker|isBI~combout  & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_processor|checker|isBI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~651 .lut_mask = 16'h1B00;
defparam \my_regfile|data_readRegB[31]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_processor|ctrl_readRegB[1]~4 (
// Equation(s):
// \my_processor|ctrl_readRegB[1]~4_combout  = (\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[1]~4 .lut_mask = 16'hCCF0;
defparam \my_processor|ctrl_readRegB[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~2_combout  = (\my_processor|checker|isJr~5_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isJr~5_combout  & ((\my_processor|checker|isB~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isB~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\my_processor|checker|isJr~5_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|checker|isB~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~2 .lut_mask = 16'hCCD8;
defparam \my_processor|ctrl_readRegB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegB[2]~3 (
// Equation(s):
// \my_processor|ctrl_readRegB[2]~3_combout  = (\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isLw~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [19])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|ctrl_readRegB[2]~2_combout )))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|ctrl_readRegB[2]~2_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegB[2]~3 .lut_mask = 16'hCCD8;
defparam \my_processor|ctrl_readRegB[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~16 (
// Equation(s):
// \my_regfile|data_readRegB[31]~16_combout  = (\my_processor|ctrl_readRegB[1]~4_combout ) # ((\my_processor|ctrl_readRegB[0]~1_combout  & \my_processor|ctrl_readRegB[2]~3_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegB[1]~4_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~16 .lut_mask = 16'hFAF0;
defparam \my_regfile|data_readRegB[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~19 (
// Equation(s):
// \my_regfile|data_readRegB[31]~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [15]) # (!\my_imem|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~19 .lut_mask = 16'hFF0F;
defparam \my_regfile|data_readRegB[31]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~20 (
// Equation(s):
// \my_regfile|data_readRegB[31]~20_combout  = (\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [21])))) # (!\my_processor|checker|isBI~combout  & 
// (((\my_regfile|data_readRegB[31]~19_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_regfile|data_readRegB[31]~19_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~20 .lut_mask = 16'hAFCC;
defparam \my_regfile|data_readRegB[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~24 (
// Equation(s):
// \my_regfile|data_readRegB[31]~24_combout  = (\my_regfile|data_readRegB[31]~20_combout  & !\my_processor|ctrl_readRegB[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegB[31]~20_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~24 .lut_mask = 16'h00F0;
defparam \my_regfile|data_readRegB[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~5 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (!\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~5 .lut_mask = 16'h0300;
defparam \my_regfile|bcw|bitcheck[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[16]~37 (
// Equation(s):
// \my_regfile|bcw|bitcheck[16]~37_combout  = (\my_regfile|bcw|bitcheck[16]~5_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & (!\my_processor|ctrl_writeReg[0]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_regfile|bcw|bitcheck[16]~5_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[16]~37 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[16]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~652 (
// Equation(s):
// \my_regfile|data_readRegB[31]~652_combout  = (\my_processor|ctrl_readRegB[2]~3_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_imem|altsyncram_component|auto_generated|q_a [15] & !\my_processor|checker|isBI~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~652 .lut_mask = 16'hFF04;
defparam \my_regfile|data_readRegB[31]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~653 (
// Equation(s):
// \my_regfile|data_readRegB[31]~653_combout  = (\my_regfile|data_readRegB[31]~652_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [20] & (!\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_processor|checker|isBI~combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(\my_regfile|data_readRegB[31]~652_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~653 .lut_mask = 16'hFF20;
defparam \my_regfile|data_readRegB[31]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[12]~20 (
// Equation(s):
// \my_regfile|bcw|bitcheck[12]~20_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[12]~20 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[28]~39 (
// Equation(s):
// \my_regfile|bcw|bitcheck[28]~39_combout  = (\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & !\my_processor|ctrl_writeReg[0]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[28]~39 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[20]~38 (
// Equation(s):
// \my_regfile|bcw|bitcheck[20]~38_combout  = (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & !\my_processor|ctrl_writeReg[0]~2_combout )))

	.dataa(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[20]~38 .lut_mask = 16'h0040;
defparam \my_regfile|bcw|bitcheck[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[4]~11 (
// Equation(s):
// \my_regfile|bcw|bitcheck[4]~11_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[20]~10_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[20]~10_combout ),
	.datac(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[4]~11 .lut_mask = 16'h0400;
defparam \my_regfile|bcw|bitcheck[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~43 (
// Equation(s):
// \my_regfile|data_readRegB[30]~43_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [30]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[4].dffei|q [30] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~43 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[30]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~44 (
// Equation(s):
// \my_regfile|data_readRegB[30]~44_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[30]~43_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [30]))) # (!\my_regfile|data_readRegB[30]~43_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [30])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[30]~43_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~44 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[30]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~45 (
// Equation(s):
// \my_regfile|data_readRegB[30]~45_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[30]~44_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [30]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[30]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~45 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[30]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[30]~336_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~15 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~15 .lut_mask = 16'h0A00;
defparam \my_regfile|bcw|bitcheck[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \my_processor|ctrl_writeReg[1]~4 (
// Equation(s):
// \my_processor|ctrl_writeReg[1]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23]) # (!\my_processor|ctrl_writeReg[0]~1_combout )

	.dataa(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_writeReg[1]~4 .lut_mask = 16'hF5F5;
defparam \my_processor|ctrl_writeReg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[24]~36 (
// Equation(s):
// \my_regfile|bcw|bitcheck[24]~36_combout  = (\my_regfile|bcw|bitcheck[24]~15_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & (!\my_processor|ctrl_writeReg[0]~2_combout  & !\my_processor|ctrl_writeReg[1]~4_combout )))

	.dataa(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[24]~36 .lut_mask = 16'h0008;
defparam \my_regfile|bcw|bitcheck[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[8]~16 (
// Equation(s):
// \my_regfile|bcw|bitcheck[8]~16_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_regfile|bcw|bitcheck[24]~15_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[8]~16 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~21 (
// Equation(s):
// \my_regfile|data_readRegB[31]~21_combout  = (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|data_readRegB[31]~20_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # (\my_regfile|data_readRegB[31]~653_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|data_readRegB[31]~20_combout ),
	.datad(\my_regfile|data_readRegB[31]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~21 .lut_mask = 16'h3020;
defparam \my_regfile|data_readRegB[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~46 (
// Equation(s):
// \my_regfile|data_readRegB[30]~46_combout  = (\my_regfile|data_readRegB[30]~45_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [30]) # (!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[30]~45_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [30] & ((\my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|data_readRegB[30]~45_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~46 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[30]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~22 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~22_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [25] & \my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|ctrl_writeReg[0]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(gnd),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~22 .lut_mask = 16'hAF0F;
defparam \my_regfile|bcw|bitcheck[14]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[15]~31 (
// Equation(s):
// \my_regfile|bcw|bitcheck[15]~31_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_regfile|bcw|bitcheck[14]~22_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[15]~31 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[14]~30 (
// Equation(s):
// \my_regfile|bcw|bitcheck[14]~30_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_regfile|bcw|bitcheck[14]~22_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[14]~30 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[10]~18 (
// Equation(s):
// \my_regfile|bcw|bitcheck[10]~18_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_regfile|bcw|bitcheck[24]~15_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[10]~18 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[11]~19 (
// Equation(s):
// \my_regfile|bcw|bitcheck[11]~19_combout  = (\my_regfile|bcw|bitcheck[1]~4_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & \my_regfile|bcw|bitcheck[24]~15_combout )))

	.dataa(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datac(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[11]~19 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[11]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~33 (
// Equation(s):
// \my_regfile|data_readRegB[30]~33_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [30] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~33 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~34 (
// Equation(s):
// \my_regfile|data_readRegB[30]~34_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[30]~33_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [30])) # (!\my_regfile|data_readRegB[30]~33_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [30]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[30]~33_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~34 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[22]~13 (
// Equation(s):
// \my_regfile|bcw|bitcheck[22]~13_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|ctrl_writeReg[0]~1_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[22]~13 .lut_mask = 16'hA0FF;
defparam \my_regfile|bcw|bitcheck[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[7]~14 (
// Equation(s):
// \my_regfile|bcw|bitcheck[7]~14_combout  = (\my_regfile|bcw|bitcheck[1]~4_combout  & (\my_regfile|bcw|bitcheck[22]~13_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datab(\my_regfile|bcw|bitcheck[22]~13_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[7]~14 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~7 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~7_combout  = (\my_regfile|bcw|bitcheck[1]~4_combout  & (!\my_processor|ctrl_writeReg[0]~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # (!\my_processor|ctrl_writeReg[0]~1_combout ))))

	.dataa(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~7 .lut_mask = 16'h00D0;
defparam \my_regfile|bcw|bitcheck[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[6]~43 (
// Equation(s):
// \my_regfile|bcw|bitcheck[6]~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|ctrl_writeReg[0]~1_combout  & (\my_regfile|bcw|bitcheck[2]~7_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datac(\my_regfile|bcw|bitcheck[2]~7_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[6]~43 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[2]~42 (
// Equation(s):
// \my_regfile|bcw|bitcheck[2]~42_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [25] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_processor|ctrl_writeReg[0]~1_combout  & \my_regfile|bcw|bitcheck[2]~7_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|ctrl_writeReg[0]~1_combout ),
	.datad(\my_regfile|bcw|bitcheck[2]~7_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[2]~42 .lut_mask = 16'h1000;
defparam \my_regfile|bcw|bitcheck[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~8 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~8_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [24] & (\my_imem|altsyncram_component|auto_generated|q_a [23] & \my_processor|ctrl_writeReg[0]~1_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\my_processor|ctrl_writeReg[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~8 .lut_mask = 16'h4400;
defparam \my_regfile|bcw|bitcheck[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[3]~9 (
// Equation(s):
// \my_regfile|bcw|bitcheck[3]~9_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[18]~8_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[18]~8_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[3]~9 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~37 (
// Equation(s):
// \my_regfile|data_readRegB[30]~37_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [30]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~37 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~38 (
// Equation(s):
// \my_regfile|data_readRegB[30]~38_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[30]~37_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [30])) # (!\my_regfile|data_readRegB[30]~37_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [30]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[30]~37_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~38 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[19]~26 (
// Equation(s):
// \my_regfile|bcw|bitcheck[19]~26_combout  = (\my_regfile|bcw|bitcheck[18]~8_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & \my_processor|ctrl_writeReg[0]~2_combout )))

	.dataa(\my_regfile|bcw|bitcheck[18]~8_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[19]~26 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[19]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[23]~29 (
// Equation(s):
// \my_regfile|bcw|bitcheck[23]~29_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[22]~13_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[22]~13_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[23]~29 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[18]~28 (
// Equation(s):
// \my_regfile|bcw|bitcheck[18]~28_combout  = (\my_regfile|bcw|bitcheck[18]~8_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & !\my_processor|ctrl_writeReg[0]~2_combout )))

	.dataa(\my_regfile|bcw|bitcheck[18]~8_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[18]~28 .lut_mask = 16'h0020;
defparam \my_regfile|bcw|bitcheck[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~35 (
// Equation(s):
// \my_regfile|data_readRegB[30]~35_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [30]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [30] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~35 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~36 (
// Equation(s):
// \my_regfile|data_readRegB[30]~36_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[30]~35_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [30]))) # (!\my_regfile|data_readRegB[30]~35_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [30])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[30]~35_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~36 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[30]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~39 (
// Equation(s):
// \my_regfile|data_readRegB[30]~39_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|data_readRegB[30]~36_combout ))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[30]~38_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[30]~38_combout ),
	.datad(\my_regfile|data_readRegB[30]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~39 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[31]~25 (
// Equation(s):
// \my_regfile|bcw|bitcheck[31]~25_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & \my_regfile|bcw|bitcheck[14]~22_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[31]~25 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[27]~32 (
// Equation(s):
// \my_regfile|bcw|bitcheck[27]~32_combout  = (\my_regfile|bcw|bitcheck[24]~15_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & \my_processor|ctrl_writeReg[1]~4_combout )))

	.dataa(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[27]~32 .lut_mask = 16'h8000;
defparam \my_regfile|bcw|bitcheck[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[26]~33 (
// Equation(s):
// \my_regfile|bcw|bitcheck[26]~33_combout  = (\my_regfile|bcw|bitcheck[24]~15_combout  & (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & \my_processor|ctrl_writeReg[1]~4_combout )))

	.dataa(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.datab(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[26]~33 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[26]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[30]~24 (
// Equation(s):
// \my_regfile|bcw|bitcheck[30]~24_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & \my_regfile|bcw|bitcheck[14]~22_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_regfile|bcw|bitcheck[14]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[30]~24 .lut_mask = 16'h4000;
defparam \my_regfile|bcw|bitcheck[30]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~40 (
// Equation(s):
// \my_regfile|data_readRegB[30]~40_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [30]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [30]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~40 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~41 (
// Equation(s):
// \my_regfile|data_readRegB[30]~41_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[30]~40_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [30])) # (!\my_regfile|data_readRegB[30]~40_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [30]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[30]~40_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~41 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~42 (
// Equation(s):
// \my_regfile|data_readRegB[30]~42_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[30]~39_combout  & ((\my_regfile|data_readRegB[30]~41_combout ))) # (!\my_regfile|data_readRegB[30]~39_combout  & 
// (\my_regfile|data_readRegB[30]~34_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[30]~39_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[30]~34_combout ),
	.datac(\my_regfile|data_readRegB[30]~39_combout ),
	.datad(\my_regfile|data_readRegB[30]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~42 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~47 (
// Equation(s):
// \my_regfile|data_readRegB[30]~47_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[30]~42_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[30]~46_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[30]~46_combout ),
	.datad(\my_regfile|data_readRegB[30]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~47 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[30]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout  = \my_processor|data_writeReg[30]~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[30]~336_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[25]~35 (
// Equation(s):
// \my_regfile|bcw|bitcheck[25]~35_combout  = (\my_regfile|bcw|bitcheck[24]~15_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & (\my_processor|ctrl_writeReg[0]~2_combout  & !\my_processor|ctrl_writeReg[1]~4_combout )))

	.dataa(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.datab(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datac(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datad(\my_processor|ctrl_writeReg[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[25]~35 .lut_mask = 16'h0080;
defparam \my_regfile|bcw|bitcheck[25]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[17]~34 (
// Equation(s):
// \my_regfile|bcw|bitcheck[17]~34_combout  = (\my_regfile|bcw|bitcheck[16]~5_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & \my_processor|ctrl_writeReg[0]~2_combout )))

	.dataa(\my_regfile|bcw|bitcheck[16]~5_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[0]~2_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[17]~34 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[1]~6 (
// Equation(s):
// \my_regfile|bcw|bitcheck[1]~6_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (!\my_processor|ctrl_writeReg[3]~3_combout  & (\my_regfile|bcw|bitcheck[16]~5_combout  & \my_regfile|bcw|bitcheck[1]~4_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[3]~3_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~5_combout ),
	.datad(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[1]~6 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[9]~17 (
// Equation(s):
// \my_regfile|bcw|bitcheck[9]~17_combout  = (\my_processor|ctrl_writeReg[0]~2_combout  & (!\my_processor|ctrl_writeReg[1]~4_combout  & (\my_regfile|bcw|bitcheck[1]~4_combout  & \my_regfile|bcw|bitcheck[24]~15_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_processor|ctrl_writeReg[1]~4_combout ),
	.datac(\my_regfile|bcw|bitcheck[1]~4_combout ),
	.datad(\my_regfile|bcw|bitcheck[24]~15_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[9]~17 .lut_mask = 16'h2000;
defparam \my_regfile|bcw|bitcheck[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~31 (
// Equation(s):
// \my_regfile|data_readRegB[30]~31_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [30]) # (\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [30] & ((!\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~31 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~32 (
// Equation(s):
// \my_regfile|data_readRegB[30]~32_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[30]~31_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [30])) # (!\my_regfile|data_readRegB[30]~31_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [30]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[30]~31_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datad(\my_regfile|data_readRegB[30]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~32 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[30]~50 (
// Equation(s):
// \my_regfile|data_readRegB[30]~50_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[30]~47_combout  & (\my_regfile|data_readRegB[30]~49_combout )) # (!\my_regfile|data_readRegB[30]~47_combout  & 
// ((\my_regfile|data_readRegB[30]~32_combout ))))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[30]~47_combout ))))

	.dataa(\my_regfile|data_readRegB[30]~49_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[30]~47_combout ),
	.datad(\my_regfile|data_readRegB[30]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[30]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[30]~50 .lut_mask = 16'hBCB0;
defparam \my_regfile|data_readRegB[30]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \my_processor|dataB[30]~1 (
// Equation(s):
// \my_processor|dataB[30]~1_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[30]~50_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[30]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[30]~1 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \my_processor|data_writeReg[29]~333 (
// Equation(s):
// \my_processor|data_writeReg[29]~333_combout  = (\my_processor|getNPC|Add0~58_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & \my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|getNPC|Add0~58_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~333 .lut_mask = 16'h8000;
defparam \my_processor|data_writeReg[29]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneive_lcell_comb \my_processor|aulOper[2]~4 (
// Equation(s):
// \my_processor|aulOper[2]~4_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [4] & (!\my_processor|checker|isB~0_combout  & \my_processor|aulOper[1]~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|checker|isB~0_combout ),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|aulOper[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|aulOper[2]~4 .lut_mask = 16'h0C00;
defparam \my_processor|aulOper[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[3]~64 (
// Equation(s):
// \my_processor|data_writeReg[3]~64_combout  = (\my_processor|aulOper[2]~4_combout  & (\my_processor|aulOper[1]~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|aulOper[2]~4_combout  & 
// (!\my_processor|aulOper[0]~2_combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [3]) # (!\my_processor|aulOper[1]~1_combout ))))

	.dataa(\my_processor|aulOper[2]~4_combout ),
	.datab(\my_processor|aulOper[1]~1_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~64 .lut_mask = 16'h8905;
defparam \my_processor|data_writeReg[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneive_lcell_comb \my_processor|ALUOper|Decoder0~0 (
// Equation(s):
// \my_processor|ALUOper|Decoder0~0_combout  = (\my_processor|checker|isB~0_combout ) # (((!\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|aulOper[1]~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|checker|isB~0_combout ),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Decoder0~0 .lut_mask = 16'hF1FF;
defparam \my_processor|ALUOper|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~79 (
// Equation(s):
// \my_processor|data_writeReg[3]~79_combout  = (!\my_processor|data_writeReg[3]~64_combout  & \my_processor|ALUOper|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[3]~64_combout ),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~79 .lut_mask = 16'h0F00;
defparam \my_processor|data_writeReg[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~39 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~39_combout  = (\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [22])) # (!\my_processor|checker|isBI~combout  & (((!\my_imem|altsyncram_component|auto_generated|q_a [17] & 
// \my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~39 .lut_mask = 16'hAA30;
defparam \my_regfile|bca|bitcheck[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~40 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~40_combout  = ((\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25] & !\my_regfile|bca|bitcheck[8]~39_combout )) # (!\my_processor|checker|isBI~combout  & 
// ((\my_regfile|bca|bitcheck[8]~39_combout )))) # (!\my_processor|checker|isBex~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|checker|isBI~combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|bca|bitcheck[8]~39_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~40 .lut_mask = 16'h3F8F;
defparam \my_regfile|bca|bitcheck[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~1 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~1_combout  = (\my_processor|checker|isB~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isB~0_combout  & ((\my_processor|checker|isJr~5_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isJr~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19])))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|checker|isB~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datad(\my_processor|checker|isJr~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~1 .lut_mask = 16'hAAB8;
defparam \my_processor|ctrl_readRegA[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \my_processor|ctrl_readRegA[2]~2 (
// Equation(s):
// \my_processor|ctrl_readRegA[2]~2_combout  = (\my_processor|checker|isSw~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isSw~0_combout  & ((\my_processor|checker|isLw~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [24])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|ctrl_readRegA[2]~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~1_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[2]~2 .lut_mask = 16'hAAB8;
defparam \my_processor|ctrl_readRegA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[8]~69 (
// Equation(s):
// \my_regfile|bca|bitcheck[8]~69_combout  = (((\my_processor|ctrl_readRegA[2]~2_combout ) # (\my_processor|ctrl_readRegA[4]~3_combout )) # (!\my_regfile|bca|bitcheck[1]~35_combout )) # (!\my_regfile|bca|bitcheck[8]~40_combout )

	.dataa(\my_regfile|bca|bitcheck[8]~40_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[8]~69 .lut_mask = 16'hFFF7;
defparam \my_regfile|bca|bitcheck[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[1]~33 (
// Equation(s):
// \my_regfile|bca|bitcheck[1]~33_combout  = (\my_processor|checker|isBex~combout  & ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isBI~combout  & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[1]~33 .lut_mask = 16'hC044;
defparam \my_regfile|bca|bitcheck[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[1]~34 (
// Equation(s):
// \my_regfile|bca|bitcheck[1]~34_combout  = (\my_regfile|bca|bitcheck[1]~33_combout  & ((\my_processor|checker|isBI~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_processor|checker|isBI~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(\my_regfile|bca|bitcheck[1]~33_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[1]~34 .lut_mask = 16'h3A00;
defparam \my_regfile|bca|bitcheck[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~70 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~70_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|bca|bitcheck[1]~35_combout  & (\my_regfile|bca|bitcheck[1]~34_combout  & !\my_processor|ctrl_readRegA[4]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datac(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~70 .lut_mask = 16'h0080;
defparam \my_regfile|bca|bitcheck[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~123 (
// Equation(s):
// \my_regfile|data_readRegA[29]~123_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [29]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~123 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[29]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~8 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~8_combout  = ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\my_processor|checker|isBex~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~8 .lut_mask = 16'hF3BB;
defparam \my_processor|ctrl_readRegA[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[4]~68 (
// Equation(s):
// \my_regfile|bca|bitcheck[4]~68_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[5]~37_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[4]~68 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~122 (
// Equation(s):
// \my_regfile|data_readRegA[29]~122_combout  = (\my_regfile|bca|bitcheck[4]~68_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [29])) # (!\my_regfile|bca|bitcheck[3]~38_combout ))) # (!\my_regfile|bca|bitcheck[4]~68_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~122 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[29]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~31 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~31_combout  = (\my_regfile|bca|bitcheck[3]~28_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & !\my_processor|ctrl_readRegA[4]~3_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~31 .lut_mask = 16'h000C;
defparam \my_regfile|bca|bitcheck[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~782 (
// Equation(s):
// \my_regfile|data_readRegA[29]~782_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [29]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~782_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~782 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[29]~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[1]~36 (
// Equation(s):
// \my_regfile|bca|bitcheck[1]~36_combout  = (\my_regfile|bca|bitcheck[1]~35_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & !\my_processor|ctrl_readRegA[4]~3_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[1]~36 .lut_mask = 16'h000C;
defparam \my_regfile|bca|bitcheck[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[0]~32 (
// Equation(s):
// \my_regfile|bca|bitcheck[0]~32_combout  = (!\my_processor|ctrl_readRegA[0]~0_combout  & !\my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[0]~32 .lut_mask = 16'h0055;
defparam \my_regfile|bca|bitcheck[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~120 (
// Equation(s):
// \my_regfile|data_readRegA[29]~120_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~120 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[29]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~4 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~4_combout  = (\my_processor|checker|isJr~5_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|checker|isJr~5_combout  & ((\my_processor|checker|isB~0_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [25]))) # (!\my_processor|checker|isB~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datac(\my_processor|checker|isJr~5_combout ),
	.datad(\my_processor|checker|isB~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~4 .lut_mask = 16'hCCCA;
defparam \my_processor|ctrl_readRegA[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_processor|ctrl_readRegA[3]~5 (
// Equation(s):
// \my_processor|ctrl_readRegA[3]~5_combout  = (\my_processor|checker|isLw~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|checker|isSw~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [25])) # (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_readRegA[3]~4_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[3]~5 .lut_mask = 16'hABA8;
defparam \my_processor|ctrl_readRegA[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~29 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~29_combout  = (!\my_processor|ctrl_readRegA[3]~5_combout  & (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|bca|bitcheck[3]~28_combout  & !\my_processor|ctrl_readRegA[4]~3_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~5_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~29 .lut_mask = 16'h0040;
defparam \my_regfile|bca|bitcheck[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~118 (
// Equation(s):
// \my_regfile|data_readRegA[29]~118_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [29]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [29]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~118 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[29]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~6 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~6_combout  = (\my_processor|checker|isB~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isB~0_combout  & ((\my_processor|checker|isJr~5_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isJr~5_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\my_processor|checker|isB~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|checker|isJr~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~6 .lut_mask = 16'hCCD8;
defparam \my_processor|ctrl_readRegA[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~7 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~7_combout  = (\my_processor|checker|isLw~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isLw~combout  & ((\my_processor|checker|isSw~0_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [26])) # (!\my_processor|checker|isSw~0_combout  & ((\my_processor|ctrl_readRegA[4]~6_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|checker|isSw~0_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~7 .lut_mask = 16'hABA8;
defparam \my_processor|ctrl_readRegA[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[15]~30 (
// Equation(s):
// \my_regfile|bca|bitcheck[15]~30_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[3]~5_combout  & (!\my_processor|ctrl_readRegA[4]~7_combout  & \my_regfile|bca|bitcheck[3]~28_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~5_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[15]~30 .lut_mask = 16'h0800;
defparam \my_regfile|bca|bitcheck[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~119 (
// Equation(s):
// \my_regfile|data_readRegA[29]~119_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [29])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~119 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[29]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~121 (
// Equation(s):
// \my_regfile|data_readRegA[29]~121_combout  = (\my_regfile|data_readRegA[29]~782_combout  & (\my_regfile|data_readRegA[29]~120_combout  & (\my_regfile|data_readRegA[29]~118_combout  & \my_regfile|data_readRegA[29]~119_combout )))

	.dataa(\my_regfile|data_readRegA[29]~782_combout ),
	.datab(\my_regfile|data_readRegA[29]~120_combout ),
	.datac(\my_regfile|data_readRegA[29]~118_combout ),
	.datad(\my_regfile|data_readRegA[29]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~121 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[10]~71 (
// Equation(s):
// \my_regfile|bca|bitcheck[10]~71_combout  = ((\my_processor|ctrl_readRegA[4]~3_combout ) # ((\my_processor|ctrl_readRegA[2]~2_combout ) # (!\my_regfile|bca|bitcheck[8]~40_combout ))) # (!\my_regfile|bca|bitcheck[3]~28_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[8]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[10]~71 .lut_mask = 16'hFDFF;
defparam \my_regfile|bca|bitcheck[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~124 (
// Equation(s):
// \my_regfile|data_readRegA[29]~124_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [29]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [29]) # (\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~124 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[29]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \my_regfile|bca|bitcheck[17]~74 (
// Equation(s):
// \my_regfile|bca|bitcheck[17]~74_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[4]~3_combout  & (\my_regfile|bca|bitcheck[1]~35_combout  & \my_regfile|bca|bitcheck[1]~34_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[17]~74 .lut_mask = 16'h4000;
defparam \my_regfile|bca|bitcheck[17]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[18]~45 (
// Equation(s):
// \my_regfile|bca|bitcheck[18]~45_combout  = ((\my_processor|ctrl_readRegA[2]~2_combout ) # ((!\my_regfile|bca|bitcheck[0]~32_combout ) # (!\my_processor|ctrl_readRegA[4]~3_combout ))) # (!\my_regfile|bca|bitcheck[3]~28_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[18]~45 .lut_mask = 16'hDFFF;
defparam \my_regfile|bca|bitcheck[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~127 (
// Equation(s):
// \my_regfile|data_readRegA[29]~127_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [29]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~127 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[29]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[13]~44 (
// Equation(s):
// \my_regfile|bca|bitcheck[13]~44_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & \my_regfile|bca|bitcheck[5]~37_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[5]~37_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[13]~44 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[17]~43 (
// Equation(s):
// \my_regfile|bca|bitcheck[17]~43_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|bca|bitcheck[1]~35_combout  & \my_processor|ctrl_readRegA[4]~3_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[17]~43 .lut_mask = 16'h5000;
defparam \my_regfile|bca|bitcheck[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[16]~73 (
// Equation(s):
// \my_regfile|bca|bitcheck[16]~73_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[17]~43_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[17]~43_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[16]~73 .lut_mask = 16'hFCFF;
defparam \my_regfile|bca|bitcheck[16]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~126 (
// Equation(s):
// \my_regfile|data_readRegA[29]~126_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[16].dffei|q [29]) # (\my_regfile|bca|bitcheck[16]~73_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [29] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [29]) # (\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~126 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[29]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \my_regfile|bca|bitcheck[12]~72 (
// Equation(s):
// \my_regfile|bca|bitcheck[12]~72_combout  = (((\my_processor|ctrl_readRegA[4]~3_combout ) # (!\my_regfile|bca|bitcheck[1]~35_combout )) # (!\my_regfile|bca|bitcheck[8]~40_combout )) # (!\my_processor|ctrl_readRegA[2]~2_combout )

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~40_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[12]~72 .lut_mask = 16'hF7FF;
defparam \my_regfile|bca|bitcheck[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[11]~42 (
// Equation(s):
// \my_regfile|bca|bitcheck[11]~42_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[3]~31_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[11]~42 .lut_mask = 16'hA000;
defparam \my_regfile|bca|bitcheck[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~125 (
// Equation(s):
// \my_regfile|data_readRegA[29]~125_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [29]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [29]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~125 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[29]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~128 (
// Equation(s):
// \my_regfile|data_readRegA[29]~128_combout  = (\my_regfile|data_readRegA[29]~124_combout  & (\my_regfile|data_readRegA[29]~127_combout  & (\my_regfile|data_readRegA[29]~126_combout  & \my_regfile|data_readRegA[29]~125_combout )))

	.dataa(\my_regfile|data_readRegA[29]~124_combout ),
	.datab(\my_regfile|data_readRegA[29]~127_combout ),
	.datac(\my_regfile|data_readRegA[29]~126_combout ),
	.datad(\my_regfile|data_readRegA[29]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~128 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~129 (
// Equation(s):
// \my_regfile|data_readRegA[29]~129_combout  = (\my_regfile|data_readRegA[29]~123_combout  & (\my_regfile|data_readRegA[29]~122_combout  & (\my_regfile|data_readRegA[29]~121_combout  & \my_regfile|data_readRegA[29]~128_combout )))

	.dataa(\my_regfile|data_readRegA[29]~123_combout ),
	.datab(\my_regfile|data_readRegA[29]~122_combout ),
	.datac(\my_regfile|data_readRegA[29]~121_combout ),
	.datad(\my_regfile|data_readRegA[29]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~129 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[24]~51 (
// Equation(s):
// \my_regfile|bca|bitcheck[24]~51_combout  = (\my_processor|ctrl_readRegA[2]~2_combout ) # (!\my_regfile|bca|bitcheck[1]~35_combout )

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[24]~51 .lut_mask = 16'hAFAF;
defparam \my_regfile|bca|bitcheck[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[24]~52 (
// Equation(s):
// \my_regfile|bca|bitcheck[24]~52_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # (((\my_regfile|bca|bitcheck[24]~51_combout ) # (!\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[24]~52 .lut_mask = 16'hFFBF;
defparam \my_regfile|bca|bitcheck[24]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~133 (
// Equation(s):
// \my_regfile|data_readRegA[29]~133_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [29]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~133 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[29]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~58 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~58_combout  = (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[1]~35_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~58 .lut_mask = 16'h5000;
defparam \my_regfile|bca|bitcheck[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \my_regfile|bca|bitcheck[25]~76 (
// Equation(s):
// \my_regfile|bca|bitcheck[25]~76_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[4]~3_combout  & \my_regfile|bca|bitcheck[25]~58_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[25]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[25]~76 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~55 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [23] & (!\my_imem|altsyncram_component|auto_generated|q_a [24] & \my_imem|altsyncram_component|auto_generated|q_a [26]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~55 .lut_mask = 16'h2020;
defparam \my_regfile|bca|bitcheck[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~54 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~54_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [19] & (\my_imem|altsyncram_component|auto_generated|q_a [21] & \my_imem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~54 .lut_mask = 16'h3000;
defparam \my_regfile|bca|bitcheck[19]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~56 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~56_combout  = (\my_processor|checker|isBex~combout  & ((\my_processor|checker|isBI~combout  & (\my_regfile|bca|bitcheck[19]~55_combout )) # (!\my_processor|checker|isBI~combout  & ((\my_regfile|bca|bitcheck[19]~54_combout 
// )))))

	.dataa(\my_regfile|bca|bitcheck[19]~55_combout ),
	.datab(\my_processor|checker|isBI~combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|bca|bitcheck[19]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~56 .lut_mask = 16'hB080;
defparam \my_regfile|bca|bitcheck[19]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[26]~57 (
// Equation(s):
// \my_regfile|bca|bitcheck[26]~57_combout  = (!\my_regfile|bca|bitcheck[8]~40_combout ) # (!\my_regfile|bca|bitcheck[19]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[19]~56_combout ),
	.datad(\my_regfile|bca|bitcheck[8]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[26]~57 .lut_mask = 16'h0FFF;
defparam \my_regfile|bca|bitcheck[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~134 (
// Equation(s):
// \my_regfile|data_readRegA[29]~134_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [29] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [29])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [29] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [29]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~134 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[29]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~66 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~66_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & \my_regfile|bca|bitcheck[1]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~66 .lut_mask = 16'hF000;
defparam \my_regfile|bca|bitcheck[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[29]~67 (
// Equation(s):
// \my_regfile|bca|bitcheck[29]~67_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[4]~3_combout  & \my_regfile|bca|bitcheck[29]~66_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[29]~67 .lut_mask = 16'h8000;
defparam \my_regfile|bca|bitcheck[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~61 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~61_combout  = ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\my_processor|ctrl_readRegA[4]~7_combout )

	.dataa(\my_processor|checker|isBI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~61 .lut_mask = 16'hEF4F;
defparam \my_regfile|bca|bitcheck[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~62 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~62_combout  = ((\my_processor|checker|isBI~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|checker|isBI~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [18]))) # 
// (!\my_processor|ctrl_readRegA[3]~5_combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\my_processor|checker|isBI~combout ),
	.datad(\my_processor|ctrl_readRegA[3]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~62 .lut_mask = 16'h35FF;
defparam \my_regfile|bca|bitcheck[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_regfile|bca|bitcheck[30]~63 (
// Equation(s):
// \my_regfile|bca|bitcheck[30]~63_combout  = (\my_processor|checker|isBex~combout  & (((\my_regfile|bca|bitcheck[30]~61_combout ) # (\my_regfile|bca|bitcheck[30]~62_combout )) # (!\my_processor|ctrl_readRegA[2]~2_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~61_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|bca|bitcheck[30]~62_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[30]~63 .lut_mask = 16'hF0D0;
defparam \my_regfile|bca|bitcheck[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~64 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~64_combout  = ((\my_processor|checker|isBI~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isBI~combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [17]))) # 
// (!\my_processor|ctrl_readRegA[4]~7_combout )

	.dataa(\my_processor|checker|isBI~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|ctrl_readRegA[4]~7_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~64 .lut_mask = 16'h1FBF;
defparam \my_regfile|bca|bitcheck[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_regfile|bca|bitcheck[31]~65 (
// Equation(s):
// \my_regfile|bca|bitcheck[31]~65_combout  = (((\my_regfile|bca|bitcheck[31]~64_combout ) # (!\my_regfile|bca|bitcheck[3]~28_combout )) # (!\my_processor|ctrl_readRegA[3]~5_combout )) # (!\my_processor|ctrl_readRegA[2]~2_combout )

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~5_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~64_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[31]~65 .lut_mask = 16'hF7FF;
defparam \my_regfile|bca|bitcheck[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~136 (
// Equation(s):
// \my_regfile|data_readRegA[29]~136_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [29])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [29] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~136 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[29]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~53 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~53_combout  = (\my_processor|ctrl_readRegA[4]~3_combout  & \my_processor|ctrl_readRegA[0]~0_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~53 .lut_mask = 16'hCC00;
defparam \my_regfile|bca|bitcheck[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[27]~60 (
// Equation(s):
// \my_regfile|bca|bitcheck[27]~60_combout  = (\my_regfile|bca|bitcheck[3]~28_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & \my_regfile|bca|bitcheck[23]~53_combout )))

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[27]~60 .lut_mask = 16'h0800;
defparam \my_regfile|bca|bitcheck[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~46 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~46_combout  = (\my_processor|ctrl_readRegA[4]~3_combout  & (\my_processor|ctrl_readRegA[2]~2_combout  & \my_regfile|bca|bitcheck[1]~35_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~35_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~46 .lut_mask = 16'hC000;
defparam \my_regfile|bca|bitcheck[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[28]~59 (
// Equation(s):
// \my_regfile|bca|bitcheck[28]~59_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_processor|ctrl_readRegA[3]~8_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[28]~59 .lut_mask = 16'hFF3F;
defparam \my_regfile|bca|bitcheck[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~135 (
// Equation(s):
// \my_regfile|data_readRegA[29]~135_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [29] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [29]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [29]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~135 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[29]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~137 (
// Equation(s):
// \my_regfile|data_readRegA[29]~137_combout  = (\my_regfile|data_readRegA[29]~136_combout  & (\my_regfile|data_readRegA[29]~135_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [29]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datac(\my_regfile|data_readRegA[29]~136_combout ),
	.datad(\my_regfile|data_readRegA[29]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~137 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[29]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[29]~317_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~131 (
// Equation(s):
// \my_regfile|data_readRegA[29]~131_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [29]) # ((!\my_regfile|bca|bitcheck[21]~46_combout ) # (!\my_regfile|bca|bitcheck[1]~34_combout ))

	.dataa(gnd),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datac(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~131 .lut_mask = 16'hCFFF;
defparam \my_regfile|data_readRegA[29]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_regfile|bca|bitcheck[7]~49 (
// Equation(s):
// \my_regfile|bca|bitcheck[7]~49_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~5_combout  & \my_regfile|bca|bitcheck[3]~28_combout ))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~5_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[3]~28_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[7]~49 .lut_mask = 16'h2200;
defparam \my_regfile|bca|bitcheck[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[22]~50 (
// Equation(s):
// \my_regfile|bca|bitcheck[22]~50_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[7]~49_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout )

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[22]~50 .lut_mask = 16'hF3FF;
defparam \my_regfile|bca|bitcheck[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \my_regfile|bcw|bitcheck[22]~27 (
// Equation(s):
// \my_regfile|bcw|bitcheck[22]~27_combout  = (!\my_processor|ctrl_writeReg[0]~2_combout  & (\my_regfile|bcw|bitcheck[22]~13_combout  & (\my_regfile|bcw|bitcheck[16]~23_combout  & !\my_processor|ctrl_writeReg[3]~3_combout )))

	.dataa(\my_processor|ctrl_writeReg[0]~2_combout ),
	.datab(\my_regfile|bcw|bitcheck[22]~13_combout ),
	.datac(\my_regfile|bcw|bitcheck[16]~23_combout ),
	.datad(\my_processor|ctrl_writeReg[3]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bcw|bitcheck[22]~27 .lut_mask = 16'h0040;
defparam \my_regfile|bcw|bitcheck[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \my_regfile|bca|bitcheck[19]~48 (
// Equation(s):
// \my_regfile|bca|bitcheck[19]~48_combout  = (\my_regfile|bca|bitcheck[3]~28_combout  & (\my_processor|ctrl_readRegA[4]~3_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & \my_regfile|bca|bitcheck[1]~34_combout )))

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[19]~48 .lut_mask = 16'h0800;
defparam \my_regfile|bca|bitcheck[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \my_regfile|bca|bitcheck[20]~47 (
// Equation(s):
// \my_regfile|bca|bitcheck[20]~47_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[20]~47 .lut_mask = 16'hEEFF;
defparam \my_regfile|bca|bitcheck[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[29]~317_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~130 (
// Equation(s):
// \my_regfile|data_readRegA[29]~130_combout  = (\my_regfile|bca|bitcheck[19]~48_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [29] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [29])))) # 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [29]))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~130 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[29]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~132 (
// Equation(s):
// \my_regfile|data_readRegA[29]~132_combout  = (\my_regfile|data_readRegA[29]~131_combout  & (\my_regfile|data_readRegA[29]~130_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [29]))))

	.dataa(\my_regfile|data_readRegA[29]~131_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datad(\my_regfile|data_readRegA[29]~130_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~132 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[29]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~138 (
// Equation(s):
// \my_regfile|data_readRegA[29]~138_combout  = (\my_regfile|data_readRegA[29]~133_combout  & (\my_regfile|data_readRegA[29]~134_combout  & (\my_regfile|data_readRegA[29]~137_combout  & \my_regfile|data_readRegA[29]~132_combout )))

	.dataa(\my_regfile|data_readRegA[29]~133_combout ),
	.datab(\my_regfile|data_readRegA[29]~134_combout ),
	.datac(\my_regfile|data_readRegA[29]~137_combout ),
	.datad(\my_regfile|data_readRegA[29]~132_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~138 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[29]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[29]~139 (
// Equation(s):
// \my_regfile|data_readRegA[29]~139_combout  = ((\my_regfile|data_readRegA[29]~129_combout  & \my_regfile|data_readRegA[29]~138_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[29]~129_combout ),
	.datab(\my_regfile|data_readRegA[29]~138_combout ),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[29]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[29]~139 .lut_mask = 16'h8F8F;
defparam \my_regfile|data_readRegA[29]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \my_processor|dataA[29]~2 (
// Equation(s):
// \my_processor|dataA[29]~2_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[29]~70_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[29]~139_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[29]~70_combout ),
	.datad(\my_regfile|data_readRegA[29]~139_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[29]~2 .lut_mask = 16'hD580;
defparam \my_processor|dataA[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[26]~295 (
// Equation(s):
// \my_processor|data_writeReg[26]~295_combout  = (\my_processor|data_writeReg[31]~323_combout  & (((\my_processor|data_writeReg[3]~326_combout )))) # (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[3]~326_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [26]))) # (!\my_processor|data_writeReg[3]~326_combout  & (\my_processor|getNPC|Add0~52_combout ))))

	.dataa(\my_processor|getNPC|Add0~52_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[3]~326_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~295 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[26]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~63 (
// Equation(s):
// \my_processor|data_writeReg[3]~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|checker|isB~0_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_processor|aulOper[1]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|checker|isB~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~63 .lut_mask = 16'h0200;
defparam \my_processor|data_writeReg[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3]~65 (
// Equation(s):
// \my_processor|data_writeReg[3]~65_combout  = (!\my_processor|data_writeReg[3]~64_combout  & (\my_processor|data_writeReg[3]~63_combout  & \my_processor|ALUOper|Decoder0~0_combout ))

	.dataa(\my_processor|data_writeReg[3]~64_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~65 .lut_mask = 16'h4400;
defparam \my_processor|data_writeReg[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~111 (
// Equation(s):
// \my_regfile|data_readRegB[26]~111_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [26]) # (\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [26] & ((!\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~111 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[26]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~112 (
// Equation(s):
// \my_regfile|data_readRegB[26]~112_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[26]~111_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~111_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [26]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[26]~111_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~111_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~112 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[26]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [26]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [26]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~128 (
// Equation(s):
// \my_regfile|data_readRegB[26]~128_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [26]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [26] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~128 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[26]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~129 (
// Equation(s):
// \my_regfile|data_readRegB[26]~129_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[26]~128_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~128_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[26]~128_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.datac(\my_regfile|data_readRegB[26]~128_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~129 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[26]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~120 (
// Equation(s):
// \my_regfile|data_readRegB[26]~120_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [26])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [26])))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~120 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[26]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [26]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~121 (
// Equation(s):
// \my_regfile|data_readRegB[26]~121_combout  = (\my_regfile|data_readRegB[26]~120_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [26]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[26]~120_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [26] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~120_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~121 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[26]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~113 (
// Equation(s):
// \my_regfile|data_readRegB[26]~113_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [26]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [26]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~113 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~114 (
// Equation(s):
// \my_regfile|data_readRegB[26]~114_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[26]~113_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~113_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [26]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[26]~113_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~113_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~114 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~115 (
// Equation(s):
// \my_regfile|data_readRegB[26]~115_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [26])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [26])))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~115 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~116 (
// Equation(s):
// \my_regfile|data_readRegB[26]~116_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[26]~115_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [26]))) # (!\my_regfile|data_readRegB[26]~115_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [26])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[26]~115_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~116 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[26]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~117 (
// Equation(s):
// \my_regfile|data_readRegB[26]~117_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[3].dffei|q [26])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [26]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~117 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[26]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~118 (
// Equation(s):
// \my_regfile|data_readRegB[26]~118_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[26]~117_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~117_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [26]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[26]~117_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datac(\my_regfile|data_readRegB[26]~117_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~118 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[26]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~119 (
// Equation(s):
// \my_regfile|data_readRegB[26]~119_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[26]~116_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[26]~118_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[26]~116_combout ),
	.datad(\my_regfile|data_readRegB[26]~118_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~119 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[26]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~122 (
// Equation(s):
// \my_regfile|data_readRegB[26]~122_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[26]~119_combout  & (\my_regfile|data_readRegB[26]~121_combout )) # (!\my_regfile|data_readRegB[26]~119_combout  & 
// ((\my_regfile|data_readRegB[26]~114_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[26]~119_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~121_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[26]~114_combout ),
	.datad(\my_regfile|data_readRegB[26]~119_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~122 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[26]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [26]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [26]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [26]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~123 (
// Equation(s):
// \my_regfile|data_readRegB[26]~123_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [26]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [26]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~123 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[26]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~124 (
// Equation(s):
// \my_regfile|data_readRegB[26]~124_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[26]~123_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~123_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [26]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[26]~123_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~123_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~124 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[26]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~125 (
// Equation(s):
// \my_regfile|data_readRegB[26]~125_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[26]~124_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [26] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[26]~124_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~125 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[26]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~126 (
// Equation(s):
// \my_regfile|data_readRegB[26]~126_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[26]~125_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [26])) # (!\my_regfile|data_readRegB[26]~125_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [26]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[26]~125_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datad(\my_regfile|data_readRegB[26]~125_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~126 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~127 (
// Equation(s):
// \my_regfile|data_readRegB[26]~127_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[26]~122_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[26]~126_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[26]~122_combout ),
	.datad(\my_regfile|data_readRegB[26]~126_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~127 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[26]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[26]~130 (
// Equation(s):
// \my_regfile|data_readRegB[26]~130_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[26]~127_combout  & ((\my_regfile|data_readRegB[26]~129_combout ))) # (!\my_regfile|data_readRegB[26]~127_combout  & 
// (\my_regfile|data_readRegB[26]~112_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[26]~127_combout ))))

	.dataa(\my_regfile|data_readRegB[26]~112_combout ),
	.datab(\my_regfile|data_readRegB[26]~129_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[26]~127_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[26]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[26]~130 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[26]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \my_processor|dataB[26]~5 (
// Equation(s):
// \my_processor|dataB[26]~5_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[26]~130_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[26]~130_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[26]~5 .lut_mask = 16'hE2C0;
defparam \my_processor|dataB[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[3]~66 (
// Equation(s):
// \my_processor|data_writeReg[3]~66_combout  = (\my_processor|data_writeReg[3]~64_combout ) # (((\my_processor|data_writeReg[3]~63_combout  & \my_processor|aulOper[0]~2_combout )) # (!\my_processor|ALUOper|Decoder0~0_combout ))

	.dataa(\my_processor|data_writeReg[3]~64_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~66 .lut_mask = 16'hEAFF;
defparam \my_processor|data_writeReg[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \my_processor|dataA[26]~5 (
// Equation(s):
// \my_processor|dataA[26]~5_combout  = (\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegB[26]~130_combout  & (\my_processor|checker|isBex~combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[26]~205_combout 
// ))))

	.dataa(\my_regfile|data_readRegB[26]~130_combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegA[26]~205_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[26]~5 .lut_mask = 16'hB380;
defparam \my_processor|dataA[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[26]~293 (
// Equation(s):
// \my_processor|data_writeReg[26]~293_combout  = (\my_processor|data_writeReg[3]~65_combout  & ((\my_processor|dataB[26]~5_combout  & ((\my_processor|data_writeReg[3]~66_combout ) # (\my_processor|dataA[26]~5_combout ))) # 
// (!\my_processor|dataB[26]~5_combout  & (\my_processor|data_writeReg[3]~66_combout  & \my_processor|dataA[26]~5_combout )))) # (!\my_processor|data_writeReg[3]~65_combout  & (((\my_processor|data_writeReg[3]~66_combout ))))

	.dataa(\my_processor|data_writeReg[3]~65_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(\my_processor|data_writeReg[3]~66_combout ),
	.datad(\my_processor|dataA[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~293 .lut_mask = 16'hF8D0;
defparam \my_processor|data_writeReg[26]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~218 (
// Equation(s):
// \my_regfile|data_readRegA[25]~218_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [25]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~218 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[25]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[21]~77 (
// Equation(s):
// \my_regfile|bca|bitcheck[21]~77_combout  = (\my_processor|ctrl_readRegA[2]~2_combout  & (\my_processor|ctrl_readRegA[4]~3_combout  & (\my_regfile|bca|bitcheck[1]~35_combout  & \my_regfile|bca|bitcheck[1]~34_combout )))

	.dataa(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datab(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datac(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[21]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[21]~77 .lut_mask = 16'h8000;
defparam \my_regfile|bca|bitcheck[21]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~219 (
// Equation(s):
// \my_regfile|data_readRegA[25]~219_combout  = (\my_regfile|bca|bitcheck[22]~50_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [25])) # (!\my_regfile|bca|bitcheck[21]~77_combout ))) # (!\my_regfile|bca|bitcheck[22]~50_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [25]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~219 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[25]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~220 (
// Equation(s):
// \my_regfile|data_readRegA[25]~220_combout  = (\my_regfile|data_readRegA[25]~218_combout  & (\my_regfile|data_readRegA[25]~219_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [25]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|data_readRegA[25]~218_combout ),
	.datad(\my_regfile|data_readRegA[25]~219_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~220 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[25]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~221 (
// Equation(s):
// \my_regfile|data_readRegA[25]~221_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [25]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [25]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~221 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[25]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~222 (
// Equation(s):
// \my_regfile|data_readRegA[25]~222_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [25] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [25]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~222 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[25]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~223 (
// Equation(s):
// \my_regfile|data_readRegA[25]~223_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [25]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [25]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~223 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[25]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N7
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~224 (
// Equation(s):
// \my_regfile|data_readRegA[25]~224_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~224 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[25]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~225 (
// Equation(s):
// \my_regfile|data_readRegA[25]~225_combout  = (\my_regfile|data_readRegA[25]~223_combout  & (\my_regfile|data_readRegA[25]~224_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [25]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datab(\my_regfile|data_readRegA[25]~223_combout ),
	.datac(\my_regfile|data_readRegA[25]~224_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~225 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[25]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~226 (
// Equation(s):
// \my_regfile|data_readRegA[25]~226_combout  = (\my_regfile|data_readRegA[25]~220_combout  & (\my_regfile|data_readRegA[25]~221_combout  & (\my_regfile|data_readRegA[25]~222_combout  & \my_regfile|data_readRegA[25]~225_combout )))

	.dataa(\my_regfile|data_readRegA[25]~220_combout ),
	.datab(\my_regfile|data_readRegA[25]~221_combout ),
	.datac(\my_regfile|data_readRegA[25]~222_combout ),
	.datad(\my_regfile|data_readRegA[25]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~226 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~786 (
// Equation(s):
// \my_regfile|data_readRegA[25]~786_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [25]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~786_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~786 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegA[25]~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~207 (
// Equation(s):
// \my_regfile|data_readRegA[25]~207_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [25]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~207 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[25]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~208 (
// Equation(s):
// \my_regfile|data_readRegA[25]~208_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~208 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[25]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~206 (
// Equation(s):
// \my_regfile|data_readRegA[25]~206_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [25]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [25]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~206 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[25]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~209 (
// Equation(s):
// \my_regfile|data_readRegA[25]~209_combout  = (\my_regfile|data_readRegA[25]~786_combout  & (\my_regfile|data_readRegA[25]~207_combout  & (\my_regfile|data_readRegA[25]~208_combout  & \my_regfile|data_readRegA[25]~206_combout )))

	.dataa(\my_regfile|data_readRegA[25]~786_combout ),
	.datab(\my_regfile|data_readRegA[25]~207_combout ),
	.datac(\my_regfile|data_readRegA[25]~208_combout ),
	.datad(\my_regfile|data_readRegA[25]~206_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~209 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~211 (
// Equation(s):
// \my_regfile|data_readRegA[25]~211_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [25])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [25]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~211 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[25]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~210 (
// Equation(s):
// \my_regfile|data_readRegA[25]~210_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [25]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [25]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~210 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~213 (
// Equation(s):
// \my_regfile|data_readRegA[25]~213_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [25]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [25] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [25]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~213 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[25]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~212 (
// Equation(s):
// \my_regfile|data_readRegA[25]~212_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [25] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [25])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~212 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[25]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~215 (
// Equation(s):
// \my_regfile|data_readRegA[25]~215_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [25] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [25]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [25] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [25]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~215 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[25]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [25]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~214 (
// Equation(s):
// \my_regfile|data_readRegA[25]~214_combout  = (\my_regfile|bca|bitcheck[16]~73_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|bca|bitcheck[16]~73_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [25] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datac(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~214 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[25]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~216 (
// Equation(s):
// \my_regfile|data_readRegA[25]~216_combout  = (\my_regfile|data_readRegA[25]~213_combout  & (\my_regfile|data_readRegA[25]~212_combout  & (\my_regfile|data_readRegA[25]~215_combout  & \my_regfile|data_readRegA[25]~214_combout )))

	.dataa(\my_regfile|data_readRegA[25]~213_combout ),
	.datab(\my_regfile|data_readRegA[25]~212_combout ),
	.datac(\my_regfile|data_readRegA[25]~215_combout ),
	.datad(\my_regfile|data_readRegA[25]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~216 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~217 (
// Equation(s):
// \my_regfile|data_readRegA[25]~217_combout  = (\my_regfile|data_readRegA[25]~209_combout  & (\my_regfile|data_readRegA[25]~211_combout  & (\my_regfile|data_readRegA[25]~210_combout  & \my_regfile|data_readRegA[25]~216_combout )))

	.dataa(\my_regfile|data_readRegA[25]~209_combout ),
	.datab(\my_regfile|data_readRegA[25]~211_combout ),
	.datac(\my_regfile|data_readRegA[25]~210_combout ),
	.datad(\my_regfile|data_readRegA[25]~216_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~217 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[25]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[25]~227 (
// Equation(s):
// \my_regfile|data_readRegA[25]~227_combout  = ((\my_regfile|data_readRegA[25]~226_combout  & \my_regfile|data_readRegA[25]~217_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[25]~226_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[25]~217_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[25]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[25]~227 .lut_mask = 16'hAF0F;
defparam \my_regfile|data_readRegA[25]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[24]~281 (
// Equation(s):
// \my_processor|data_writeReg[24]~281_combout  = (\my_processor|data_writeReg[3]~326_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [24]) # ((\my_processor|data_writeReg[31]~323_combout )))) # (!\my_processor|data_writeReg[3]~326_combout  & 
// (((\my_processor|getNPC|Add0~48_combout  & !\my_processor|data_writeReg[31]~323_combout ))))

	.dataa(\my_processor|data_writeReg[3]~326_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datac(\my_processor|getNPC|Add0~48_combout ),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~281 .lut_mask = 16'hAAD8;
defparam \my_processor|data_writeReg[24]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [24]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~151 (
// Equation(s):
// \my_regfile|data_readRegB[24]~151_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [24]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((!\my_regfile|data_readRegB[31]~6_combout  & \my_regfile|regWriteCheck_loop[1].dffei|q [24]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~151 .lut_mask = 16'hADA8;
defparam \my_regfile|data_readRegB[24]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~152 (
// Equation(s):
// \my_regfile|data_readRegB[24]~152_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[24]~151_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]))) # (!\my_regfile|data_readRegB[24]~151_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [24])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[24]~151_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[24]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~152 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[24]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [24]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [24]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~168 (
// Equation(s):
// \my_regfile|data_readRegB[24]~168_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [24]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [24] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~168 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~169 (
// Equation(s):
// \my_regfile|data_readRegB[24]~169_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[24]~168_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~168_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [24]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[24]~168_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~169 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~160 (
// Equation(s):
// \my_regfile|data_readRegB[24]~160_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [24]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [24] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~160 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[24]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~161 (
// Equation(s):
// \my_regfile|data_readRegB[24]~161_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[24]~160_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~160_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[24]~160_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~160_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~161 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[24]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~155 (
// Equation(s):
// \my_regfile|data_readRegB[24]~155_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [24]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[18].dffei|q [24] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~155 .lut_mask = 16'hF0AC;
defparam \my_regfile|data_readRegB[24]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~156 (
// Equation(s):
// \my_regfile|data_readRegB[24]~156_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[24]~155_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~155_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [24]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[24]~155_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~155_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~156 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[24]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~157 (
// Equation(s):
// \my_regfile|data_readRegB[24]~157_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [24])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [24])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~157 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[24]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~158 (
// Equation(s):
// \my_regfile|data_readRegB[24]~158_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[24]~157_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~157_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [24]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[24]~157_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~157_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~158 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[24]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~159 (
// Equation(s):
// \my_regfile|data_readRegB[24]~159_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[24]~156_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[24]~158_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[24]~156_combout ),
	.datad(\my_regfile|data_readRegB[24]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~159 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[24]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [24]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~153 (
// Equation(s):
// \my_regfile|data_readRegB[24]~153_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [24] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~153 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[24]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~154 (
// Equation(s):
// \my_regfile|data_readRegB[24]~154_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[24]~153_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~153_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [24]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[24]~153_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~153_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~154 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[24]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~162 (
// Equation(s):
// \my_regfile|data_readRegB[24]~162_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[24]~159_combout  & (\my_regfile|data_readRegB[24]~161_combout )) # (!\my_regfile|data_readRegB[24]~159_combout  & 
// ((\my_regfile|data_readRegB[24]~154_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[24]~159_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[24]~161_combout ),
	.datac(\my_regfile|data_readRegB[24]~159_combout ),
	.datad(\my_regfile|data_readRegB[24]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~162 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[24]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [24]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [24]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [24]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~163 (
// Equation(s):
// \my_regfile|data_readRegB[24]~163_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [24]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[4].dffei|q [24] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~163 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[24]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~164 (
// Equation(s):
// \my_regfile|data_readRegB[24]~164_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[24]~163_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~163_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [24]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[24]~163_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datad(\my_regfile|data_readRegB[24]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~164 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~165 (
// Equation(s):
// \my_regfile|data_readRegB[24]~165_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[24]~164_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[24]~164_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~165 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~166 (
// Equation(s):
// \my_regfile|data_readRegB[24]~166_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[24]~165_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [24])) # (!\my_regfile|data_readRegB[24]~165_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [24]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[24]~165_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[24]~165_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~166 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~167 (
// Equation(s):
// \my_regfile|data_readRegB[24]~167_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[24]~162_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[24]~166_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[24]~162_combout ),
	.datad(\my_regfile|data_readRegB[24]~166_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~167 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[24]~170 (
// Equation(s):
// \my_regfile|data_readRegB[24]~170_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[24]~167_combout  & ((\my_regfile|data_readRegB[24]~169_combout ))) # (!\my_regfile|data_readRegB[24]~167_combout  & 
// (\my_regfile|data_readRegB[24]~152_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[24]~167_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[24]~152_combout ),
	.datac(\my_regfile|data_readRegB[24]~169_combout ),
	.datad(\my_regfile|data_readRegB[24]~167_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[24]~170 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \my_processor|dataA[24]~7 (
// Equation(s):
// \my_processor|dataA[24]~7_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[24]~170_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[24]~249_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[24]~249_combout ),
	.datad(\my_regfile|data_readRegB[24]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[24]~7 .lut_mask = 16'hD850;
defparam \my_processor|dataA[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \my_processor|dataB[24]~7 (
// Equation(s):
// \my_processor|dataB[24]~7_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[24]~170_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[24]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[24]~7 .lut_mask = 16'hE2C0;
defparam \my_processor|dataB[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[24]~279 (
// Equation(s):
// \my_processor|data_writeReg[24]~279_combout  = (\my_processor|data_writeReg[3]~65_combout  & ((\my_processor|dataA[24]~7_combout  & ((\my_processor|dataB[24]~7_combout ) # (\my_processor|data_writeReg[3]~66_combout ))) # 
// (!\my_processor|dataA[24]~7_combout  & (\my_processor|dataB[24]~7_combout  & \my_processor|data_writeReg[3]~66_combout )))) # (!\my_processor|data_writeReg[3]~65_combout  & (((\my_processor|data_writeReg[3]~66_combout ))))

	.dataa(\my_processor|data_writeReg[3]~65_combout ),
	.datab(\my_processor|dataA[24]~7_combout ),
	.datac(\my_processor|dataB[24]~7_combout ),
	.datad(\my_processor|data_writeReg[3]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~279 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[24]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~287 (
// Equation(s):
// \my_regfile|data_readRegA[22]~287_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [22])) # (!\my_regfile|bca|bitcheck[23]~75_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [22]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~287 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[22]~263_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~288 (
// Equation(s):
// \my_regfile|data_readRegA[22]~288_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [22]) # ((\my_regfile|bca|bitcheck[26]~57_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [22]) # (\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~288 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~285 (
// Equation(s):
// \my_regfile|data_readRegA[22]~285_combout  = (((\my_regfile|regWriteCheck_loop[22].dffei|q [22]) # (\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[7]~49_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~285 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[22]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~284 (
// Equation(s):
// \my_regfile|data_readRegA[22]~284_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [22]) # ((!\my_regfile|bca|bitcheck[19]~48_combout )))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [22]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~284 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[22]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~286 (
// Equation(s):
// \my_regfile|data_readRegA[22]~286_combout  = (\my_regfile|data_readRegA[22]~285_combout  & (\my_regfile|data_readRegA[22]~284_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [22]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|data_readRegA[22]~285_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.datad(\my_regfile|data_readRegA[22]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~286 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[22]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[22]~263_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~289 (
// Equation(s):
// \my_regfile|data_readRegA[22]~289_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [22] & ((\my_regfile|bca|bitcheck[28]~59_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|bca|bitcheck[28]~59_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~289 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~290 (
// Equation(s):
// \my_regfile|data_readRegA[22]~290_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [22])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [22] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [22]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~290 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[22]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~291 (
// Equation(s):
// \my_regfile|data_readRegA[22]~291_combout  = (\my_regfile|data_readRegA[22]~289_combout  & (\my_regfile|data_readRegA[22]~290_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [22]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[22]~289_combout ),
	.datad(\my_regfile|data_readRegA[22]~290_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~291 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[22]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~292 (
// Equation(s):
// \my_regfile|data_readRegA[22]~292_combout  = (\my_regfile|data_readRegA[22]~287_combout  & (\my_regfile|data_readRegA[22]~288_combout  & (\my_regfile|data_readRegA[22]~286_combout  & \my_regfile|data_readRegA[22]~291_combout )))

	.dataa(\my_regfile|data_readRegA[22]~287_combout ),
	.datab(\my_regfile|data_readRegA[22]~288_combout ),
	.datac(\my_regfile|data_readRegA[22]~286_combout ),
	.datad(\my_regfile|data_readRegA[22]~291_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~292 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~293 (
// Equation(s):
// \my_regfile|data_readRegA[22]~293_combout  = ((\my_regfile|data_readRegA[22]~283_combout  & \my_regfile|data_readRegA[22]~292_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[22]~283_combout ),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[22]~292_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~293 .lut_mask = 16'hCF0F;
defparam \my_regfile|data_readRegA[22]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneive_lcell_comb \my_processor|npcRes[22]~155 (
// Equation(s):
// \my_processor|npcRes[22]~155_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [22]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~155 .lut_mask = 16'hBFBF;
defparam \my_processor|npcRes[22]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneive_lcell_comb \my_processor|checker|isJI~0 (
// Equation(s):
// \my_processor|checker|isJI~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_imem|altsyncram_component|auto_generated|q_a [28] & 
// ((\my_processor|checker|isJ~0_combout ) # (\my_processor|checker|isSetx~0_combout ))))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_processor|checker|isSetx~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isJI~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJI~0 .lut_mask = 16'hB8A8;
defparam \my_processor|checker|isJI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \my_processor|checker|isJI (
// Equation(s):
// \my_processor|checker|isJI~combout  = (\my_processor|checker|isJI~0_combout ) # ((\my_processor|checker|isJr~4_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_processor|checker|isJI~0_combout ),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|checker|isJI~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJI .lut_mask = 16'hCCEE;
defparam \my_processor|checker|isJI .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
cycloneive_lcell_comb \my_processor|checker|isBlt~0 (
// Equation(s):
// \my_processor|checker|isBlt~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [27] & (\my_processor|checker|isJr~4_combout  & \my_imem|altsyncram_component|auto_generated|q_a [28]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|checker|isJr~4_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isBlt~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isBlt~0 .lut_mask = 16'h3000;
defparam \my_processor|checker|isBlt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~88 (
// Equation(s):
// \my_regfile|data_readRegB[28]~88_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [28]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [28]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~88 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[28]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~89 (
// Equation(s):
// \my_regfile|data_readRegB[28]~89_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[28]~88_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [28]))) # (!\my_regfile|data_readRegB[28]~88_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [28])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[28]~88_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~89 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[28]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~71 (
// Equation(s):
// \my_regfile|data_readRegB[28]~71_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [28]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [28]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~71 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~72 (
// Equation(s):
// \my_regfile|data_readRegB[28]~72_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[28]~71_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [28]))) # (!\my_regfile|data_readRegB[28]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [28])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[28]~71_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[28]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~72 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~73 (
// Equation(s):
// \my_regfile|data_readRegB[28]~73_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [28] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~73 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[28]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~74 (
// Equation(s):
// \my_regfile|data_readRegB[28]~74_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[28]~73_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [28])) # (!\my_regfile|data_readRegB[28]~73_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [28]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[28]~73_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~74 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[28]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~80 (
// Equation(s):
// \my_regfile|data_readRegB[28]~80_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [28]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [28]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~80 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[28]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~81 (
// Equation(s):
// \my_regfile|data_readRegB[28]~81_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[28]~80_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [28]))) # (!\my_regfile|data_readRegB[28]~80_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [28])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|data_readRegB[28]~80_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|data_readRegB[28]~80_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~81 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[28]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~75 (
// Equation(s):
// \my_regfile|data_readRegB[28]~75_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [28]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~75 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[28]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~76 (
// Equation(s):
// \my_regfile|data_readRegB[28]~76_combout  = (\my_regfile|data_readRegB[28]~75_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [28])) # (!\my_processor|ctrl_readRegB[0]~1_combout ))) # (!\my_regfile|data_readRegB[28]~75_combout  & 
// (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [28]))))

	.dataa(\my_regfile|data_readRegB[28]~75_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~76 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[28]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~77 (
// Equation(s):
// \my_regfile|data_readRegB[28]~77_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [28]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~77 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[28]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~78 (
// Equation(s):
// \my_regfile|data_readRegB[28]~78_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[28]~77_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [28])) # (!\my_regfile|data_readRegB[28]~77_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [28]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[28]~77_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~78 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[28]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~79 (
// Equation(s):
// \my_regfile|data_readRegB[28]~79_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[28]~76_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[28]~78_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[28]~76_combout ),
	.datad(\my_regfile|data_readRegB[28]~78_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~79 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[28]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~82 (
// Equation(s):
// \my_regfile|data_readRegB[28]~82_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[28]~79_combout  & ((\my_regfile|data_readRegB[28]~81_combout ))) # (!\my_regfile|data_readRegB[28]~79_combout  & 
// (\my_regfile|data_readRegB[28]~74_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[28]~79_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[28]~74_combout ),
	.datac(\my_regfile|data_readRegB[28]~81_combout ),
	.datad(\my_regfile|data_readRegB[28]~79_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~82 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[28]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[28]~307_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout  = \my_processor|data_writeReg[28]~307_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[28]~307_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~83 (
// Equation(s):
// \my_regfile|data_readRegB[28]~83_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [28])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [28])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~83 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[28]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~84 (
// Equation(s):
// \my_regfile|data_readRegB[28]~84_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[28]~83_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [28]))) # (!\my_regfile|data_readRegB[28]~83_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [28])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[28]~83_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datac(\my_regfile|data_readRegB[28]~83_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~84 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[28]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~85 (
// Equation(s):
// \my_regfile|data_readRegB[28]~85_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[28]~84_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datab(\my_regfile|data_readRegB[28]~84_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[31]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~85 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[28]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~86 (
// Equation(s):
// \my_regfile|data_readRegB[28]~86_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[28]~85_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [28])) # (!\my_regfile|data_readRegB[28]~85_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [28]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[28]~85_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datad(\my_regfile|data_readRegB[28]~85_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~86 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[28]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~87 (
// Equation(s):
// \my_regfile|data_readRegB[28]~87_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[28]~82_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[28]~86_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[28]~82_combout ),
	.datad(\my_regfile|data_readRegB[28]~86_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~87 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[28]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[28]~90 (
// Equation(s):
// \my_regfile|data_readRegB[28]~90_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[28]~87_combout  & (\my_regfile|data_readRegB[28]~89_combout )) # (!\my_regfile|data_readRegB[28]~87_combout  & 
// ((\my_regfile|data_readRegB[28]~72_combout ))))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[28]~87_combout ))))

	.dataa(\my_regfile|data_readRegB[28]~89_combout ),
	.datab(\my_regfile|data_readRegB[28]~72_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[28]~87_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[28]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[28]~90 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[28]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \my_processor|dataB[28]~3 (
// Equation(s):
// \my_processor|dataB[28]~3_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[28]~90_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[28]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[28]~3 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~0 (
// Equation(s):
// \my_processor|ALUOper|Selector31~0_combout  = (!\my_processor|checker|isB~0_combout  & (\my_processor|aulOper[1]~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|checker|isB~0_combout ),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~0 .lut_mask = 16'h0E00;
defparam \my_processor|ALUOper|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \my_processor|data_writeReg[30]~30 (
// Equation(s):
// \my_processor|data_writeReg[30]~30_combout  = (\my_processor|ALUOper|Selector31~0_combout ) # ((\my_processor|aulOper[1]~3_combout  & \my_processor|aulOper[2]~4_combout ))

	.dataa(\my_processor|ALUOper|Selector31~0_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|aulOper[2]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~30 .lut_mask = 16'hEEAA;
defparam \my_processor|data_writeReg[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[27]~338_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~179 (
// Equation(s):
// \my_regfile|data_readRegA[27]~179_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [27]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~179 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[27]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~180 (
// Equation(s):
// \my_regfile|data_readRegA[27]~180_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~180 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[27]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~181 (
// Equation(s):
// \my_regfile|data_readRegA[27]~181_combout  = (\my_regfile|data_readRegA[27]~179_combout  & (\my_regfile|data_readRegA[27]~180_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[27]~179_combout ),
	.datad(\my_regfile|data_readRegA[27]~180_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~181 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[27]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~178 (
// Equation(s):
// \my_regfile|data_readRegA[27]~178_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [27] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~178 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[27]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~175 (
// Equation(s):
// \my_regfile|data_readRegA[27]~175_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [27]) # (!\my_regfile|bca|bitcheck[21]~46_combout ))) # (!\my_processor|ctrl_readRegA[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~175 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[27]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~174 (
// Equation(s):
// \my_regfile|data_readRegA[27]~174_combout  = (\my_regfile|bca|bitcheck[19]~48_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [27] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~174 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~176 (
// Equation(s):
// \my_regfile|data_readRegA[27]~176_combout  = (\my_regfile|data_readRegA[27]~175_combout  & (\my_regfile|data_readRegA[27]~174_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [27]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|data_readRegA[27]~175_combout ),
	.datad(\my_regfile|data_readRegA[27]~174_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~176 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[27]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~177 (
// Equation(s):
// \my_regfile|data_readRegA[27]~177_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [27]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [27]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~177 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[27]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~182 (
// Equation(s):
// \my_regfile|data_readRegA[27]~182_combout  = (\my_regfile|data_readRegA[27]~181_combout  & (\my_regfile|data_readRegA[27]~178_combout  & (\my_regfile|data_readRegA[27]~176_combout  & \my_regfile|data_readRegA[27]~177_combout )))

	.dataa(\my_regfile|data_readRegA[27]~181_combout ),
	.datab(\my_regfile|data_readRegA[27]~178_combout ),
	.datac(\my_regfile|data_readRegA[27]~176_combout ),
	.datad(\my_regfile|data_readRegA[27]~177_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~182 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~166 (
// Equation(s):
// \my_regfile|data_readRegA[27]~166_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [27] & ((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|bca|bitcheck[4]~68_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [27]))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~166 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y26_N25
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[8].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~167 (
// Equation(s):
// \my_regfile|data_readRegA[27]~167_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [27]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [27]) # ((\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datac(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~167 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N7
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~162 (
// Equation(s):
// \my_regfile|data_readRegA[27]~162_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [27])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~162 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[27]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~784 (
// Equation(s):
// \my_regfile|data_readRegA[27]~784_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [27]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~784_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~784 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[27]~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~164 (
// Equation(s):
// \my_regfile|data_readRegA[27]~164_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [27]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~164 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[27]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~163 (
// Equation(s):
// \my_regfile|data_readRegA[27]~163_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [27])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [27])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~163 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[27]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~165 (
// Equation(s):
// \my_regfile|data_readRegA[27]~165_combout  = (\my_regfile|data_readRegA[27]~162_combout  & (\my_regfile|data_readRegA[27]~784_combout  & (\my_regfile|data_readRegA[27]~164_combout  & \my_regfile|data_readRegA[27]~163_combout )))

	.dataa(\my_regfile|data_readRegA[27]~162_combout ),
	.datab(\my_regfile|data_readRegA[27]~784_combout ),
	.datac(\my_regfile|data_readRegA[27]~164_combout ),
	.datad(\my_regfile|data_readRegA[27]~163_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~165 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~170 (
// Equation(s):
// \my_regfile|data_readRegA[27]~170_combout  = (\my_regfile|bca|bitcheck[16]~73_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [27])) # (!\my_regfile|bca|bitcheck[13]~44_combout ))) # (!\my_regfile|bca|bitcheck[16]~73_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [27]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~170 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[27]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~171 (
// Equation(s):
// \my_regfile|data_readRegA[27]~171_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [27] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [27]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [27]) # ((\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~171 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[27]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~168 (
// Equation(s):
// \my_regfile|data_readRegA[27]~168_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[10].dffei|q [27]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [27] & 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [27]) # (\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~168 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[27]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder_combout  = \my_processor|data_writeReg[27]~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[27]~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~169 (
// Equation(s):
// \my_regfile|data_readRegA[27]~169_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [27] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [27])) # (!\my_regfile|bca|bitcheck[11]~42_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [27] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [27]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datab(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datac(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~169 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[27]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~172 (
// Equation(s):
// \my_regfile|data_readRegA[27]~172_combout  = (\my_regfile|data_readRegA[27]~170_combout  & (\my_regfile|data_readRegA[27]~171_combout  & (\my_regfile|data_readRegA[27]~168_combout  & \my_regfile|data_readRegA[27]~169_combout )))

	.dataa(\my_regfile|data_readRegA[27]~170_combout ),
	.datab(\my_regfile|data_readRegA[27]~171_combout ),
	.datac(\my_regfile|data_readRegA[27]~168_combout ),
	.datad(\my_regfile|data_readRegA[27]~169_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~172 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~173 (
// Equation(s):
// \my_regfile|data_readRegA[27]~173_combout  = (\my_regfile|data_readRegA[27]~166_combout  & (\my_regfile|data_readRegA[27]~167_combout  & (\my_regfile|data_readRegA[27]~165_combout  & \my_regfile|data_readRegA[27]~172_combout )))

	.dataa(\my_regfile|data_readRegA[27]~166_combout ),
	.datab(\my_regfile|data_readRegA[27]~167_combout ),
	.datac(\my_regfile|data_readRegA[27]~165_combout ),
	.datad(\my_regfile|data_readRegA[27]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~173 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[27]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[27]~183 (
// Equation(s):
// \my_regfile|data_readRegA[27]~183_combout  = ((\my_regfile|data_readRegA[27]~182_combout  & \my_regfile|data_readRegA[27]~173_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[27]~182_combout ),
	.datad(\my_regfile|data_readRegA[27]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[27]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[27]~183 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[27]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \my_processor|dataA[27]~4 (
// Equation(s):
// \my_processor|dataA[27]~4_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[27]~110_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[27]~183_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[27]~110_combout ),
	.datad(\my_regfile|data_readRegA[27]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[27]~4 .lut_mask = 16'hB380;
defparam \my_processor|dataA[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~52 (
// Equation(s):
// \my_processor|ALUOper|Add0~52_combout  = ((\my_processor|dataA[26]~5_combout  $ (\my_processor|dataB[26]~5_combout  $ (!\my_processor|ALUOper|Add0~51 )))) # (GND)
// \my_processor|ALUOper|Add0~53  = CARRY((\my_processor|dataA[26]~5_combout  & ((\my_processor|dataB[26]~5_combout ) # (!\my_processor|ALUOper|Add0~51 ))) # (!\my_processor|dataA[26]~5_combout  & (\my_processor|dataB[26]~5_combout  & 
// !\my_processor|ALUOper|Add0~51 )))

	.dataa(\my_processor|dataA[26]~5_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~51 ),
	.combout(\my_processor|ALUOper|Add0~52_combout ),
	.cout(\my_processor|ALUOper|Add0~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~54 (
// Equation(s):
// \my_processor|ALUOper|Add0~54_combout  = (\my_processor|dataA[27]~4_combout  & ((\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add0~53  & VCC)) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )))) # 
// (!\my_processor|dataA[27]~4_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add0~53 ) # (GND)))))
// \my_processor|ALUOper|Add0~55  = CARRY((\my_processor|dataA[27]~4_combout  & (!\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add0~53 )) # (!\my_processor|dataA[27]~4_combout  & ((!\my_processor|ALUOper|Add0~53 ) # 
// (!\my_processor|dataB[27]~4_combout ))))

	.dataa(\my_processor|dataA[27]~4_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~53 ),
	.combout(\my_processor|ALUOper|Add0~54_combout ),
	.cout(\my_processor|ALUOper|Add0~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \my_processor|dataA[25]~6 (
// Equation(s):
// \my_processor|dataA[25]~6_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[25]~150_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[25]~227_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[25]~150_combout ),
	.datad(\my_regfile|data_readRegA[25]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[25]~6 .lut_mask = 16'hD580;
defparam \my_processor|dataA[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~265 (
// Equation(s):
// \my_regfile|data_readRegA[23]~265_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [23])) # (!\my_regfile|bca|bitcheck[23]~75_combout ))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~265 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[23]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~266 (
// Equation(s):
// \my_regfile|data_readRegA[23]~266_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [23] & (((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~266 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~267 (
// Equation(s):
// \my_regfile|data_readRegA[23]~267_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [23] & ((\my_regfile|bca|bitcheck[28]~59_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|bca|bitcheck[28]~59_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~267 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~268 (
// Equation(s):
// \my_regfile|data_readRegA[23]~268_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [23])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [23] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [23]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~268 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[23]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~269 (
// Equation(s):
// \my_regfile|data_readRegA[23]~269_combout  = (\my_regfile|data_readRegA[23]~267_combout  & (\my_regfile|data_readRegA[23]~268_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [23]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datac(\my_regfile|data_readRegA[23]~267_combout ),
	.datad(\my_regfile|data_readRegA[23]~268_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~269 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[23]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~262 (
// Equation(s):
// \my_regfile|data_readRegA[23]~262_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [23]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [23]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~262 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~263 (
// Equation(s):
// \my_regfile|data_readRegA[23]~263_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [23]) # (!\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~263 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[23]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~264 (
// Equation(s):
// \my_regfile|data_readRegA[23]~264_combout  = (\my_regfile|data_readRegA[23]~262_combout  & (\my_regfile|data_readRegA[23]~263_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [23]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.datab(\my_regfile|data_readRegA[23]~262_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datad(\my_regfile|data_readRegA[23]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~264 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[23]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~270 (
// Equation(s):
// \my_regfile|data_readRegA[23]~270_combout  = (\my_regfile|data_readRegA[23]~265_combout  & (\my_regfile|data_readRegA[23]~266_combout  & (\my_regfile|data_readRegA[23]~269_combout  & \my_regfile|data_readRegA[23]~264_combout )))

	.dataa(\my_regfile|data_readRegA[23]~265_combout ),
	.datab(\my_regfile|data_readRegA[23]~266_combout ),
	.datac(\my_regfile|data_readRegA[23]~269_combout ),
	.datad(\my_regfile|data_readRegA[23]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~270 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~254 (
// Equation(s):
// \my_regfile|data_readRegA[23]~254_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [23] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [23] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datac(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~254 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[23]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~255 (
// Equation(s):
// \my_regfile|data_readRegA[23]~255_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [23]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [23]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~255 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~788 (
// Equation(s):
// \my_regfile|data_readRegA[23]~788_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [23]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~788_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~788 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[23]~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~252 (
// Equation(s):
// \my_regfile|data_readRegA[23]~252_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [23]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~252 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[23]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~250 (
// Equation(s):
// \my_regfile|data_readRegA[23]~250_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [23])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [23])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~250 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[23]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~251 (
// Equation(s):
// \my_regfile|data_readRegA[23]~251_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [23]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [23]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~251 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[23]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~253 (
// Equation(s):
// \my_regfile|data_readRegA[23]~253_combout  = (\my_regfile|data_readRegA[23]~788_combout  & (\my_regfile|data_readRegA[23]~252_combout  & (\my_regfile|data_readRegA[23]~250_combout  & \my_regfile|data_readRegA[23]~251_combout )))

	.dataa(\my_regfile|data_readRegA[23]~788_combout ),
	.datab(\my_regfile|data_readRegA[23]~252_combout ),
	.datac(\my_regfile|data_readRegA[23]~250_combout ),
	.datad(\my_regfile|data_readRegA[23]~251_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~253 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~259 (
// Equation(s):
// \my_regfile|data_readRegA[23]~259_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [23]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [23]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~259 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[23]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~256 (
// Equation(s):
// \my_regfile|data_readRegA[23]~256_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [23])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [23] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [23]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~256 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[23]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~258 (
// Equation(s):
// \my_regfile|data_readRegA[23]~258_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [23] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [23])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [23] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~258 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[23]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~274_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[23]~274_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~257 (
// Equation(s):
// \my_regfile|data_readRegA[23]~257_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [23] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [23])) # (!\my_regfile|bca|bitcheck[11]~42_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [23] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [23]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.datab(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~257 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[23]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~260 (
// Equation(s):
// \my_regfile|data_readRegA[23]~260_combout  = (\my_regfile|data_readRegA[23]~259_combout  & (\my_regfile|data_readRegA[23]~256_combout  & (\my_regfile|data_readRegA[23]~258_combout  & \my_regfile|data_readRegA[23]~257_combout )))

	.dataa(\my_regfile|data_readRegA[23]~259_combout ),
	.datab(\my_regfile|data_readRegA[23]~256_combout ),
	.datac(\my_regfile|data_readRegA[23]~258_combout ),
	.datad(\my_regfile|data_readRegA[23]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~260 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~261 (
// Equation(s):
// \my_regfile|data_readRegA[23]~261_combout  = (\my_regfile|data_readRegA[23]~254_combout  & (\my_regfile|data_readRegA[23]~255_combout  & (\my_regfile|data_readRegA[23]~253_combout  & \my_regfile|data_readRegA[23]~260_combout )))

	.dataa(\my_regfile|data_readRegA[23]~254_combout ),
	.datab(\my_regfile|data_readRegA[23]~255_combout ),
	.datac(\my_regfile|data_readRegA[23]~253_combout ),
	.datad(\my_regfile|data_readRegA[23]~260_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~261 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[23]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[23]~271 (
// Equation(s):
// \my_regfile|data_readRegA[23]~271_combout  = ((\my_regfile|data_readRegA[23]~270_combout  & \my_regfile|data_readRegA[23]~261_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[23]~270_combout ),
	.datad(\my_regfile|data_readRegA[23]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[23]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[23]~271 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[23]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \my_processor|dataA[23]~8 (
// Equation(s):
// \my_processor|dataA[23]~8_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[23]~190_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[23]~271_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[23]~190_combout ),
	.datad(\my_regfile|data_readRegA[23]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[23]~8 .lut_mask = 16'hB380;
defparam \my_processor|dataA[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~191 (
// Equation(s):
// \my_regfile|data_readRegB[22]~191_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [22]) # (\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [22] & ((!\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~191 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~192 (
// Equation(s):
// \my_regfile|data_readRegB[22]~192_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[22]~191_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [22])) # (!\my_regfile|data_readRegB[22]~191_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [22]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[22]~191_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [22]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~191_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~192 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~208 (
// Equation(s):
// \my_regfile|data_readRegB[22]~208_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [22])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [22])))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [22]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~208 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[22]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~209 (
// Equation(s):
// \my_regfile|data_readRegB[22]~209_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[22]~208_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [22])) # (!\my_regfile|data_readRegB[22]~208_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [22]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[22]~208_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~208_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~209 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[22]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~203 (
// Equation(s):
// \my_regfile|data_readRegB[22]~203_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [22])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [22])))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~203 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[22]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~204 (
// Equation(s):
// \my_regfile|data_readRegB[22]~204_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[22]~203_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [22]))) # (!\my_regfile|data_readRegB[22]~203_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [22])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[22]~203_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~204 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[22]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~205 (
// Equation(s):
// \my_regfile|data_readRegB[22]~205_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|data_readRegB[31]~653_combout )) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|data_readRegB[22]~204_combout )) # (!\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [22])))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|data_readRegB[22]~204_combout ),
	.datad(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~205 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[22]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~206 (
// Equation(s):
// \my_regfile|data_readRegB[22]~206_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[22]~205_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [22])) # (!\my_regfile|data_readRegB[22]~205_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [22]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[22]~205_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~205_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~206 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[22]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~200 (
// Equation(s):
// \my_regfile|data_readRegB[22]~200_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [22])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [22])))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~200 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[22]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~201 (
// Equation(s):
// \my_regfile|data_readRegB[22]~201_combout  = (\my_regfile|data_readRegB[22]~200_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [22]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[22]~200_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [22] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [22]),
	.datab(\my_regfile|data_readRegB[22]~200_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~201 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[22]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder_combout  = \my_processor|data_writeReg[22]~263_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[22]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~193 (
// Equation(s):
// \my_regfile|data_readRegB[22]~193_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [22]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [22] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~193 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~194 (
// Equation(s):
// \my_regfile|data_readRegB[22]~194_combout  = (\my_regfile|data_readRegB[22]~193_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [22]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[22]~193_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [22] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~193_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~194 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~195 (
// Equation(s):
// \my_regfile|data_readRegB[22]~195_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [22]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[18].dffei|q [22] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [22]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~195 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[22]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~196 (
// Equation(s):
// \my_regfile|data_readRegB[22]~196_combout  = (\my_regfile|data_readRegB[22]~195_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [22]) # (!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[22]~195_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [22] & ((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~195_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~196 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[22]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~197 (
// Equation(s):
// \my_regfile|data_readRegB[22]~197_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [22])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [22])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~197 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[22]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~198 (
// Equation(s):
// \my_regfile|data_readRegB[22]~198_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[22]~197_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [22])) # (!\my_regfile|data_readRegB[22]~197_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [22]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[22]~197_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datad(\my_regfile|data_readRegB[22]~197_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~198 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[22]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~199 (
// Equation(s):
// \my_regfile|data_readRegB[22]~199_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|data_readRegB[22]~196_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[22]~198_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[22]~196_combout ),
	.datad(\my_regfile|data_readRegB[22]~198_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~199 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[22]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~202 (
// Equation(s):
// \my_regfile|data_readRegB[22]~202_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[22]~199_combout  & (\my_regfile|data_readRegB[22]~201_combout )) # (!\my_regfile|data_readRegB[22]~199_combout  & 
// ((\my_regfile|data_readRegB[22]~194_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[22]~199_combout ))))

	.dataa(\my_regfile|data_readRegB[22]~201_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[22]~194_combout ),
	.datad(\my_regfile|data_readRegB[22]~199_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~202 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[22]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~207 (
// Equation(s):
// \my_regfile|data_readRegB[22]~207_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// ((\my_regfile|data_readRegB[22]~202_combout ))) # (!\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[22]~206_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[22]~206_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[22]~202_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~207 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[22]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[22]~210 (
// Equation(s):
// \my_regfile|data_readRegB[22]~210_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[22]~207_combout  & ((\my_regfile|data_readRegB[22]~209_combout ))) # (!\my_regfile|data_readRegB[22]~207_combout  & 
// (\my_regfile|data_readRegB[22]~192_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[22]~207_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[22]~192_combout ),
	.datac(\my_regfile|data_readRegB[22]~209_combout ),
	.datad(\my_regfile|data_readRegB[22]~207_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[22]~210 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \my_processor|dataA[22]~9 (
// Equation(s):
// \my_processor|dataA[22]~9_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[22]~210_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[22]~293_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[22]~210_combout ),
	.datad(\my_regfile|data_readRegA[22]~293_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[22]~9 .lut_mask = 16'hD580;
defparam \my_processor|dataA[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \my_processor|dataB[22]~9 (
// Equation(s):
// \my_processor|dataB[22]~9_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegB[22]~210_combout  & 
// \my_processor|checker|isBex~combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_regfile|data_readRegB[22]~210_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[22]~9 .lut_mask = 16'hD888;
defparam \my_processor|dataB[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[4]~81 (
// Equation(s):
// \my_processor|data_writeReg[4]~81_combout  = (\my_processor|aulOper[2]~4_combout ) # ((\my_processor|aulOper[1]~3_combout  & \my_processor|aulOper[0]~2_combout ))

	.dataa(\my_processor|aulOper[2]~4_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(gnd),
	.datad(\my_processor|aulOper[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~81 .lut_mask = 16'hEEAA;
defparam \my_processor|data_writeReg[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~231 (
// Equation(s):
// \my_regfile|data_readRegB[20]~231_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[9].dffei|q [20])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~231 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~232 (
// Equation(s):
// \my_regfile|data_readRegB[20]~232_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[20]~231_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~231_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [20]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[20]~231_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~231_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~232 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~248 (
// Equation(s):
// \my_regfile|data_readRegB[20]~248_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [20])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [20])))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~248 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~249 (
// Equation(s):
// \my_regfile|data_readRegB[20]~249_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[20]~248_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~248_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [20]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[20]~248_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~248_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~249 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~243 (
// Equation(s):
// \my_regfile|data_readRegB[20]~243_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [20])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [20])))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~243 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[20]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~244 (
// Equation(s):
// \my_regfile|data_readRegB[20]~244_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[20]~243_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~243_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [20]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[20]~243_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[20]~243_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~244 .lut_mask = 16'hBCB0;
defparam \my_regfile|data_readRegB[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~245 (
// Equation(s):
// \my_regfile|data_readRegB[20]~245_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[20]~244_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [20] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[20]~244_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~245 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~246 (
// Equation(s):
// \my_regfile|data_readRegB[20]~246_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[20]~245_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~245_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [20]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[20]~245_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~246 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~241_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N9
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~240 (
// Equation(s):
// \my_regfile|data_readRegB[20]~240_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [20]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~240 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~241 (
// Equation(s):
// \my_regfile|data_readRegB[20]~241_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[20]~240_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~240_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[20]~240_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~240_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~241 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder_combout  = \my_processor|data_writeReg[20]~241_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~241_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~233 (
// Equation(s):
// \my_regfile|data_readRegB[20]~233_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [20] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~233 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~234 (
// Equation(s):
// \my_regfile|data_readRegB[20]~234_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[20]~233_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~233_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [20]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[20]~233_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~233_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~234 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~235 (
// Equation(s):
// \my_regfile|data_readRegB[20]~235_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [20] & (!\my_processor|ctrl_readRegB[0]~1_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~235 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~236 (
// Equation(s):
// \my_regfile|data_readRegB[20]~236_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[20]~235_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [20]))) # (!\my_regfile|data_readRegB[20]~235_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [20])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[20]~235_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~235_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~236 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~237 (
// Equation(s):
// \my_regfile|data_readRegB[20]~237_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [20]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [20]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~237 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~238 (
// Equation(s):
// \my_regfile|data_readRegB[20]~238_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[20]~237_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [20])) # (!\my_regfile|data_readRegB[20]~237_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [20]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[20]~237_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.datad(\my_regfile|data_readRegB[20]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~238 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~239 (
// Equation(s):
// \my_regfile|data_readRegB[20]~239_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[20]~236_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[20]~238_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[20]~236_combout ),
	.datad(\my_regfile|data_readRegB[20]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~239 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~242 (
// Equation(s):
// \my_regfile|data_readRegB[20]~242_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[20]~239_combout  & (\my_regfile|data_readRegB[20]~241_combout )) # (!\my_regfile|data_readRegB[20]~239_combout  & 
// ((\my_regfile|data_readRegB[20]~234_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[20]~239_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[20]~241_combout ),
	.datac(\my_regfile|data_readRegB[20]~234_combout ),
	.datad(\my_regfile|data_readRegB[20]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~242 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~247 (
// Equation(s):
// \my_regfile|data_readRegB[20]~247_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[20]~242_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[20]~246_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[20]~246_combout ),
	.datad(\my_regfile|data_readRegB[20]~242_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~247 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[20]~250 (
// Equation(s):
// \my_regfile|data_readRegB[20]~250_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[20]~247_combout  & ((\my_regfile|data_readRegB[20]~249_combout ))) # (!\my_regfile|data_readRegB[20]~247_combout  & 
// (\my_regfile|data_readRegB[20]~232_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[20]~247_combout ))))

	.dataa(\my_regfile|data_readRegB[20]~232_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[20]~249_combout ),
	.datad(\my_regfile|data_readRegB[20]~247_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[20]~250 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \my_processor|dataB[20]~11 (
// Equation(s):
// \my_processor|dataB[20]~11_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[20]~250_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[20]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[20]~11 .lut_mask = 16'hE2C0;
defparam \my_processor|dataB[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~321 (
// Equation(s):
// \my_regfile|data_readRegA[20]~321_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [20] & ((\my_regfile|bca|bitcheck[8]~69_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|bca|bitcheck[8]~69_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~321 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[20]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~320 (
// Equation(s):
// \my_regfile|data_readRegA[20]~320_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [20]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [20]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~320 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[20]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~791 (
// Equation(s):
// \my_regfile|data_readRegA[20]~791_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [20]) # (\my_processor|ctrl_readRegA[3]~8_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [20]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~791_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~791 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[20]~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~318 (
// Equation(s):
// \my_regfile|data_readRegA[20]~318_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [20]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~318 .lut_mask = 16'h7377;
defparam \my_regfile|data_readRegA[20]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~316 (
// Equation(s):
// \my_regfile|data_readRegA[20]~316_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [20])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~316 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[20]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~317 (
// Equation(s):
// \my_regfile|data_readRegA[20]~317_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [20]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [20]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~317 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[20]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~319 (
// Equation(s):
// \my_regfile|data_readRegA[20]~319_combout  = (\my_regfile|data_readRegA[20]~791_combout  & (\my_regfile|data_readRegA[20]~318_combout  & (\my_regfile|data_readRegA[20]~316_combout  & \my_regfile|data_readRegA[20]~317_combout )))

	.dataa(\my_regfile|data_readRegA[20]~791_combout ),
	.datab(\my_regfile|data_readRegA[20]~318_combout ),
	.datac(\my_regfile|data_readRegA[20]~316_combout ),
	.datad(\my_regfile|data_readRegA[20]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~319 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~323 (
// Equation(s):
// \my_regfile|data_readRegA[20]~323_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [20]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [20]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [20]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~323 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[20]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~324 (
// Equation(s):
// \my_regfile|data_readRegA[20]~324_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [20] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~324 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~325 (
// Equation(s):
// \my_regfile|data_readRegA[20]~325_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [20] & ((\my_regfile|bca|bitcheck[18]~45_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [20])))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [20] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|bca|bitcheck[18]~45_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [20]))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~325 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[20]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~322 (
// Equation(s):
// \my_regfile|data_readRegA[20]~322_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [20])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [20]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~322 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~326 (
// Equation(s):
// \my_regfile|data_readRegA[20]~326_combout  = (\my_regfile|data_readRegA[20]~323_combout  & (\my_regfile|data_readRegA[20]~324_combout  & (\my_regfile|data_readRegA[20]~325_combout  & \my_regfile|data_readRegA[20]~322_combout )))

	.dataa(\my_regfile|data_readRegA[20]~323_combout ),
	.datab(\my_regfile|data_readRegA[20]~324_combout ),
	.datac(\my_regfile|data_readRegA[20]~325_combout ),
	.datad(\my_regfile|data_readRegA[20]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~326 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~327 (
// Equation(s):
// \my_regfile|data_readRegA[20]~327_combout  = (\my_regfile|data_readRegA[20]~321_combout  & (\my_regfile|data_readRegA[20]~320_combout  & (\my_regfile|data_readRegA[20]~319_combout  & \my_regfile|data_readRegA[20]~326_combout )))

	.dataa(\my_regfile|data_readRegA[20]~321_combout ),
	.datab(\my_regfile|data_readRegA[20]~320_combout ),
	.datac(\my_regfile|data_readRegA[20]~319_combout ),
	.datad(\my_regfile|data_readRegA[20]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~327 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~337 (
// Equation(s):
// \my_regfile|data_readRegA[20]~337_combout  = ((\my_regfile|data_readRegA[20]~336_combout  & \my_regfile|data_readRegA[20]~327_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[20]~336_combout ),
	.datad(\my_regfile|data_readRegA[20]~327_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~337 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[20]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \my_processor|dataA[20]~11 (
// Equation(s):
// \my_processor|dataA[20]~11_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[20]~250_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[20]~337_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[20]~337_combout ),
	.datad(\my_regfile|data_readRegB[20]~250_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[20]~11 .lut_mask = 16'hD850;
defparam \my_processor|dataA[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[20]~233 (
// Equation(s):
// \my_processor|data_writeReg[20]~233_combout  = (\my_processor|dataB[20]~11_combout  & ((\my_processor|data_writeReg[4]~81_combout ) # (\my_processor|dataA[20]~11_combout ))) # (!\my_processor|dataB[20]~11_combout  & 
// (\my_processor|data_writeReg[4]~81_combout  & \my_processor|dataA[20]~11_combout ))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[20]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~233 .lut_mask = 16'hEE88;
defparam \my_processor|data_writeReg[20]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~354 (
// Equation(s):
// \my_regfile|data_readRegA[19]~354_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [19] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~354 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[19]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~350 (
// Equation(s):
// \my_regfile|data_readRegA[19]~350_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [19] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [19]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~350 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[19]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~351 (
// Equation(s):
// \my_regfile|data_readRegA[19]~351_combout  = (((\my_regfile|regWriteCheck_loop[21].dffei|q [19]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~351 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[19]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~352 (
// Equation(s):
// \my_regfile|data_readRegA[19]~352_combout  = (\my_regfile|data_readRegA[19]~350_combout  & (\my_regfile|data_readRegA[19]~351_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [19]))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.datac(\my_regfile|data_readRegA[19]~350_combout ),
	.datad(\my_regfile|data_readRegA[19]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~352 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[19]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~353 (
// Equation(s):
// \my_regfile|data_readRegA[19]~353_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [19]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [19]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~353 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[19]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~356 (
// Equation(s):
// \my_regfile|data_readRegA[19]~356_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~356 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[19]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~355 (
// Equation(s):
// \my_regfile|data_readRegA[19]~355_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [19] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [19]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~355 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[19]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~357 (
// Equation(s):
// \my_regfile|data_readRegA[19]~357_combout  = (\my_regfile|data_readRegA[19]~356_combout  & (\my_regfile|data_readRegA[19]~355_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|data_readRegA[19]~356_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datad(\my_regfile|data_readRegA[19]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~357 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[19]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~358 (
// Equation(s):
// \my_regfile|data_readRegA[19]~358_combout  = (\my_regfile|data_readRegA[19]~354_combout  & (\my_regfile|data_readRegA[19]~352_combout  & (\my_regfile|data_readRegA[19]~353_combout  & \my_regfile|data_readRegA[19]~357_combout )))

	.dataa(\my_regfile|data_readRegA[19]~354_combout ),
	.datab(\my_regfile|data_readRegA[19]~352_combout ),
	.datac(\my_regfile|data_readRegA[19]~353_combout ),
	.datad(\my_regfile|data_readRegA[19]~357_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~358 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~342 (
// Equation(s):
// \my_regfile|data_readRegA[19]~342_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [19]) # ((\my_regfile|bca|bitcheck[4]~68_combout )))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [19]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~342 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~343 (
// Equation(s):
// \my_regfile|data_readRegA[19]~343_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [19])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [19]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~343 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[19]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~347 (
// Equation(s):
// \my_regfile|data_readRegA[19]~347_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [19]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~347 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[19]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~344 (
// Equation(s):
// \my_regfile|data_readRegA[19]~344_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [19] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [19])))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~344 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[19]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~346 (
// Equation(s):
// \my_regfile|data_readRegA[19]~346_combout  = (\my_regfile|bca|bitcheck[13]~44_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [19]) # (\my_regfile|bca|bitcheck[16]~73_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [19]) # ((\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~346 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[19]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[19]~228_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~345 (
// Equation(s):
// \my_regfile|data_readRegA[19]~345_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [19] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [19]) # ((\my_regfile|bca|bitcheck[12]~72_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [19] & 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [19]) # (\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~345 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[19]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~348 (
// Equation(s):
// \my_regfile|data_readRegA[19]~348_combout  = (\my_regfile|data_readRegA[19]~347_combout  & (\my_regfile|data_readRegA[19]~344_combout  & (\my_regfile|data_readRegA[19]~346_combout  & \my_regfile|data_readRegA[19]~345_combout )))

	.dataa(\my_regfile|data_readRegA[19]~347_combout ),
	.datab(\my_regfile|data_readRegA[19]~344_combout ),
	.datac(\my_regfile|data_readRegA[19]~346_combout ),
	.datad(\my_regfile|data_readRegA[19]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~348 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~792 (
// Equation(s):
// \my_regfile|data_readRegA[19]~792_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [19]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~792_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~792 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[19]~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~340 (
// Equation(s):
// \my_regfile|data_readRegA[19]~340_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [19]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~340 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[19]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~339 (
// Equation(s):
// \my_regfile|data_readRegA[19]~339_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [19])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~339 .lut_mask = 16'hBBF3;
defparam \my_regfile|data_readRegA[19]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout  = \my_processor|data_writeReg[19]~228_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~338 (
// Equation(s):
// \my_regfile|data_readRegA[19]~338_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [19])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [19])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~338 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[19]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~341 (
// Equation(s):
// \my_regfile|data_readRegA[19]~341_combout  = (\my_regfile|data_readRegA[19]~792_combout  & (\my_regfile|data_readRegA[19]~340_combout  & (\my_regfile|data_readRegA[19]~339_combout  & \my_regfile|data_readRegA[19]~338_combout )))

	.dataa(\my_regfile|data_readRegA[19]~792_combout ),
	.datab(\my_regfile|data_readRegA[19]~340_combout ),
	.datac(\my_regfile|data_readRegA[19]~339_combout ),
	.datad(\my_regfile|data_readRegA[19]~338_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~341 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~349 (
// Equation(s):
// \my_regfile|data_readRegA[19]~349_combout  = (\my_regfile|data_readRegA[19]~342_combout  & (\my_regfile|data_readRegA[19]~343_combout  & (\my_regfile|data_readRegA[19]~348_combout  & \my_regfile|data_readRegA[19]~341_combout )))

	.dataa(\my_regfile|data_readRegA[19]~342_combout ),
	.datab(\my_regfile|data_readRegA[19]~343_combout ),
	.datac(\my_regfile|data_readRegA[19]~348_combout ),
	.datad(\my_regfile|data_readRegA[19]~341_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~349 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[19]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[19]~359 (
// Equation(s):
// \my_regfile|data_readRegA[19]~359_combout  = ((\my_regfile|data_readRegA[19]~358_combout  & \my_regfile|data_readRegA[19]~349_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[19]~358_combout ),
	.datad(\my_regfile|data_readRegA[19]~349_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[19]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[19]~359 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[19]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneive_lcell_comb \my_processor|npcRes[19]~136 (
// Equation(s):
// \my_processor|npcRes[19]~136_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~38_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|getNPC|Add0~38_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~136 .lut_mask = 16'hFCEE;
defparam \my_processor|npcRes[19]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[18]~219 (
// Equation(s):
// \my_processor|data_writeReg[18]~219_combout  = (\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [18])) # (!\my_processor|checker|isSetx~1_combout  & ((\my_processor|getNPC|Add0~36_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\my_processor|checker|isSetx~1_combout ),
	.datad(\my_processor|getNPC|Add0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~219 .lut_mask = 16'hAFA0;
defparam \my_processor|data_writeReg[18]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~271 (
// Equation(s):
// \my_regfile|data_readRegB[18]~271_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [18]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [18]))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~271 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[18]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~272 (
// Equation(s):
// \my_regfile|data_readRegB[18]~272_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[18]~271_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~271_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [18]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[18]~271_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~271_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~272 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[18]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~288 (
// Equation(s):
// \my_regfile|data_readRegB[18]~288_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [18])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [18])))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~288 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[18]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~289 (
// Equation(s):
// \my_regfile|data_readRegB[18]~289_combout  = (\my_regfile|data_readRegB[18]~288_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [18])) # (!\my_regfile|data_readRegB[31]~9_combout ))) # (!\my_regfile|data_readRegB[18]~288_combout  & 
// (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [18]))))

	.dataa(\my_regfile|data_readRegB[18]~288_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~289 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[18]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~273 (
// Equation(s):
// \my_regfile|data_readRegB[18]~273_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [18] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~273 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~274 (
// Equation(s):
// \my_regfile|data_readRegB[18]~274_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[18]~273_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~273_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [18]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[18]~273_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~273_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~274 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~280 (
// Equation(s):
// \my_regfile|data_readRegB[18]~280_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [18])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [18])))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~280 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~281 (
// Equation(s):
// \my_regfile|data_readRegB[18]~281_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[18]~280_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~280_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [18]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[18]~280_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~281 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[18]~220_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~275 (
// Equation(s):
// \my_regfile|data_readRegB[18]~275_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [18] & (!\my_processor|ctrl_readRegB[0]~1_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~275 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~276 (
// Equation(s):
// \my_regfile|data_readRegB[18]~276_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[18]~275_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [18]))) # (!\my_regfile|data_readRegB[18]~275_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [18])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[18]~275_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~275_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~276 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~277 (
// Equation(s):
// \my_regfile|data_readRegB[18]~277_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [18]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~277 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~278 (
// Equation(s):
// \my_regfile|data_readRegB[18]~278_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[18]~277_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~277_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [18]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[18]~277_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~278 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~279 (
// Equation(s):
// \my_regfile|data_readRegB[18]~279_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|data_readRegB[18]~276_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[18]~278_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[18]~276_combout ),
	.datad(\my_regfile|data_readRegB[18]~278_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~279 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~282 (
// Equation(s):
// \my_regfile|data_readRegB[18]~282_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[18]~279_combout  & ((\my_regfile|data_readRegB[18]~281_combout ))) # (!\my_regfile|data_readRegB[18]~279_combout  & 
// (\my_regfile|data_readRegB[18]~274_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[18]~279_combout ))))

	.dataa(\my_regfile|data_readRegB[18]~274_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[18]~281_combout ),
	.datad(\my_regfile|data_readRegB[18]~279_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~282 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder_combout  = \my_processor|data_writeReg[18]~220_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[18]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~283 (
// Equation(s):
// \my_regfile|data_readRegB[18]~283_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [18])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [18])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~283 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~284 (
// Equation(s):
// \my_regfile|data_readRegB[18]~284_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[18]~283_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~283_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [18]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[18]~283_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~283_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~284 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~285 (
// Equation(s):
// \my_regfile|data_readRegB[18]~285_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|data_readRegB[31]~653_combout )) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[18]~284_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [18]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~284_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~285 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[18]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~286 (
// Equation(s):
// \my_regfile|data_readRegB[18]~286_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[18]~285_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [18])) # (!\my_regfile|data_readRegB[18]~285_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [18]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[18]~285_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datad(\my_regfile|data_readRegB[18]~285_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~286 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[18]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~287 (
// Equation(s):
// \my_regfile|data_readRegB[18]~287_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[18]~282_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[18]~286_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[18]~282_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[18]~286_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~287 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[18]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[18]~290 (
// Equation(s):
// \my_regfile|data_readRegB[18]~290_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[18]~287_combout  & ((\my_regfile|data_readRegB[18]~289_combout ))) # (!\my_regfile|data_readRegB[18]~287_combout  & 
// (\my_regfile|data_readRegB[18]~272_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[18]~287_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[18]~272_combout ),
	.datac(\my_regfile|data_readRegB[18]~289_combout ),
	.datad(\my_regfile|data_readRegB[18]~287_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[18]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[18]~290 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[18]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \my_processor|dataB[18]~13 (
// Equation(s):
// \my_processor|dataB[18]~13_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[18]~290_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[18]~290_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[18]~13 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \my_processor|dataA[18]~13 (
// Equation(s):
// \my_processor|dataA[18]~13_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[18]~290_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[18]~380_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[18]~380_combout ),
	.datad(\my_regfile|data_readRegB[18]~290_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[18]~13 .lut_mask = 16'hD850;
defparam \my_processor|dataA[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N28
cycloneive_lcell_comb \my_processor|data_writeReg[18]~215 (
// Equation(s):
// \my_processor|data_writeReg[18]~215_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[18]~13_combout ) # (\my_processor|dataA[18]~13_combout ))) # 
// (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[18]~13_combout  & \my_processor|dataA[18]~13_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[4]~81_combout ))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataB[18]~13_combout ),
	.datad(\my_processor|dataA[18]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~215 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[18]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000260000;
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[1]~42 (
// Equation(s):
// \my_processor|data_writeReg[1]~42_combout  = (\my_processor|checker|isJal~0_combout  & (\my_processor|getNPC|Add0~2_combout )) # (!\my_processor|checker|isJal~0_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\my_processor|checker|isJal~0_combout ),
	.datac(\my_processor|getNPC|Add0~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~42 .lut_mask = 16'hF3C0;
defparam \my_processor|data_writeReg[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \my_processor|dataB[1]~30 (
// Equation(s):
// \my_processor|dataB[1]~30_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [1])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[1]~630_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[1]~630_combout ),
	.datad(\my_processor|checker|isI~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[1]~30 .lut_mask = 16'hAAC0;
defparam \my_processor|dataB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~766 (
// Equation(s):
// \my_regfile|data_readRegA[0]~766_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [0])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [0]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~766_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~766 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[0]~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~763 (
// Equation(s):
// \my_regfile|data_readRegA[0]~763_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [0] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & (((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [0]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~763_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~763 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[0]~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~765 (
// Equation(s):
// \my_regfile|data_readRegA[0]~765_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [0]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~765_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~765 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~764 (
// Equation(s):
// \my_regfile|data_readRegA[0]~764_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~764_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~764 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~767 (
// Equation(s):
// \my_regfile|data_readRegA[0]~767_combout  = (\my_regfile|data_readRegA[0]~766_combout  & (\my_regfile|data_readRegA[0]~763_combout  & (\my_regfile|data_readRegA[0]~765_combout  & \my_regfile|data_readRegA[0]~764_combout )))

	.dataa(\my_regfile|data_readRegA[0]~766_combout ),
	.datab(\my_regfile|data_readRegA[0]~763_combout ),
	.datac(\my_regfile|data_readRegA[0]~765_combout ),
	.datad(\my_regfile|data_readRegA[0]~764_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~767_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~767 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~776 (
// Equation(s):
// \my_regfile|data_readRegA[0]~776_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [0] & (((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [0])))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [0]))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datac(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~776_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~776 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[0]~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~775 (
// Equation(s):
// \my_regfile|data_readRegA[0]~775_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [0])) # (!\my_regfile|bca|bitcheck[27]~60_combout ))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [0]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~775_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~775 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[0]~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~777 (
// Equation(s):
// \my_regfile|data_readRegA[0]~777_combout  = (\my_regfile|data_readRegA[0]~776_combout  & (\my_regfile|data_readRegA[0]~775_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [0]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|data_readRegA[0]~776_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datad(\my_regfile|data_readRegA[0]~775_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~777_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~777 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[0]~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~773 (
// Equation(s):
// \my_regfile|data_readRegA[0]~773_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [0]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~773_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~773 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[0]~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~774 (
// Equation(s):
// \my_regfile|data_readRegA[0]~774_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [0] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [0])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [0] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [0]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~774_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~774 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[0]~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~771 (
// Equation(s):
// \my_regfile|data_readRegA[0]~771_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[21]~46_combout ) # (!\my_regfile|bca|bitcheck[1]~34_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~771_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~771 .lut_mask = 16'hBBFF;
defparam \my_regfile|data_readRegA[0]~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~769 (
// Equation(s):
// \my_regfile|data_readRegA[0]~769_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [0]) # (\my_processor|ctrl_readRegA[3]~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~769_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~769 .lut_mask = 16'hFFFC;
defparam \my_regfile|data_readRegA[0]~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~768 (
// Equation(s):
// \my_regfile|data_readRegA[0]~768_combout  = ((\my_processor|ctrl_readRegA[2]~2_combout ) # ((\my_regfile|regWriteCheck_loop[19].dffei|q [0]) # (!\my_regfile|bca|bitcheck[1]~34_combout ))) # (!\my_regfile|bca|bitcheck[3]~28_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~768_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~768 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[0]~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~770 (
// Equation(s):
// \my_regfile|data_readRegA[0]~770_combout  = (\my_processor|ctrl_readRegA[4]~3_combout  & (\my_regfile|data_readRegA[0]~768_combout  & ((\my_regfile|data_readRegA[0]~769_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )))) # 
// (!\my_processor|ctrl_readRegA[4]~3_combout  & (((\my_regfile|data_readRegA[0]~769_combout )) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datac(\my_regfile|data_readRegA[0]~769_combout ),
	.datad(\my_regfile|data_readRegA[0]~768_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~770_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~770 .lut_mask = 16'hF351;
defparam \my_regfile|data_readRegA[0]~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~772 (
// Equation(s):
// \my_regfile|data_readRegA[0]~772_combout  = (\my_regfile|data_readRegA[0]~771_combout  & (\my_regfile|data_readRegA[0]~770_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [0]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|data_readRegA[0]~771_combout ),
	.datad(\my_regfile|data_readRegA[0]~770_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~772_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~772 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[0]~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~778 (
// Equation(s):
// \my_regfile|data_readRegA[0]~778_combout  = (\my_regfile|data_readRegA[0]~777_combout  & (\my_regfile|data_readRegA[0]~773_combout  & (\my_regfile|data_readRegA[0]~774_combout  & \my_regfile|data_readRegA[0]~772_combout )))

	.dataa(\my_regfile|data_readRegA[0]~777_combout ),
	.datab(\my_regfile|data_readRegA[0]~773_combout ),
	.datac(\my_regfile|data_readRegA[0]~774_combout ),
	.datad(\my_regfile|data_readRegA[0]~772_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~778_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~778 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[0]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~758 (
// Equation(s):
// \my_regfile|data_readRegA[0]~758_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [0]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [0]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~758_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~758 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[0]~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~756 (
// Equation(s):
// \my_regfile|data_readRegA[0]~756_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [0])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~756_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~756 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[0]~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~757 (
// Equation(s):
// \my_regfile|data_readRegA[0]~757_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [0] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [0]) # ((\my_regfile|bca|bitcheck[4]~68_combout )))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [0] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [0]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~757_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~757 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[0]~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~811 (
// Equation(s):
// \my_regfile|data_readRegA[0]~811_combout  = (\my_regfile|regWriteCheck_loop[2].dffei|q [0]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~811_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~811 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[0]~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~759 (
// Equation(s):
// \my_regfile|data_readRegA[0]~759_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [0])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [0])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~759_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~759 .lut_mask = 16'hAFCF;
defparam \my_regfile|data_readRegA[0]~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder_combout  = \my_processor|data_writeReg[0]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[0]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~760 (
// Equation(s):
// \my_regfile|data_readRegA[0]~760_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [0]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~760_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~760 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[0]~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~761 (
// Equation(s):
// \my_regfile|data_readRegA[0]~761_combout  = (\my_regfile|data_readRegA[0]~811_combout  & (\my_regfile|data_readRegA[0]~759_combout  & \my_regfile|data_readRegA[0]~760_combout ))

	.dataa(\my_regfile|data_readRegA[0]~811_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~759_combout ),
	.datad(\my_regfile|data_readRegA[0]~760_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~761_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~761 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[0]~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~762 (
// Equation(s):
// \my_regfile|data_readRegA[0]~762_combout  = (\my_regfile|data_readRegA[0]~758_combout  & (\my_regfile|data_readRegA[0]~756_combout  & (\my_regfile|data_readRegA[0]~757_combout  & \my_regfile|data_readRegA[0]~761_combout )))

	.dataa(\my_regfile|data_readRegA[0]~758_combout ),
	.datab(\my_regfile|data_readRegA[0]~756_combout ),
	.datac(\my_regfile|data_readRegA[0]~757_combout ),
	.datad(\my_regfile|data_readRegA[0]~761_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~762_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~762 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[0]~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~779 (
// Equation(s):
// \my_regfile|data_readRegA[0]~779_combout  = ((\my_regfile|data_readRegA[0]~767_combout  & (\my_regfile|data_readRegA[0]~778_combout  & \my_regfile|data_readRegA[0]~762_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[0]~767_combout ),
	.datac(\my_regfile|data_readRegA[0]~778_combout ),
	.datad(\my_regfile|data_readRegA[0]~762_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~779_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~779 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[0]~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \my_processor|dataA[0]~31 (
// Equation(s):
// \my_processor|dataA[0]~31_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[0]~650_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[0]~779_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[0]~650_combout ),
	.datad(\my_regfile|data_readRegA[0]~779_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[0]~31 .lut_mask = 16'hB380;
defparam \my_processor|dataA[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~0 (
// Equation(s):
// \my_processor|ALUOper|Add0~0_combout  = (\my_processor|dataA[0]~31_combout  & (\my_processor|dataB[0]~31_combout  $ (VCC))) # (!\my_processor|dataA[0]~31_combout  & (\my_processor|dataB[0]~31_combout  & VCC))
// \my_processor|ALUOper|Add0~1  = CARRY((\my_processor|dataA[0]~31_combout  & \my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~31_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add0~0_combout ),
	.cout(\my_processor|ALUOper|Add0~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|ALUOper|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~2 (
// Equation(s):
// \my_processor|ALUOper|Add0~2_combout  = (\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~30_combout  & (\my_processor|ALUOper|Add0~1  & VCC)) # (!\my_processor|dataA[1]~30_combout  & (!\my_processor|ALUOper|Add0~1 )))) # 
// (!\my_processor|dataB[1]~30_combout  & ((\my_processor|dataA[1]~30_combout  & (!\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataA[1]~30_combout  & ((\my_processor|ALUOper|Add0~1 ) # (GND)))))
// \my_processor|ALUOper|Add0~3  = CARRY((\my_processor|dataB[1]~30_combout  & (!\my_processor|dataA[1]~30_combout  & !\my_processor|ALUOper|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((!\my_processor|ALUOper|Add0~1 ) # 
// (!\my_processor|dataA[1]~30_combout ))))

	.dataa(\my_processor|dataB[1]~30_combout ),
	.datab(\my_processor|dataA[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~1 ),
	.combout(\my_processor|ALUOper|Add0~2_combout ),
	.cout(\my_processor|ALUOper|Add0~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~0 (
// Equation(s):
// \my_processor|ALUOper|Add1~0_combout  = (\my_processor|dataA[0]~31_combout  & ((GND) # (!\my_processor|dataB[0]~31_combout ))) # (!\my_processor|dataA[0]~31_combout  & (\my_processor|dataB[0]~31_combout  $ (GND)))
// \my_processor|ALUOper|Add1~1  = CARRY((\my_processor|dataA[0]~31_combout ) # (!\my_processor|dataB[0]~31_combout ))

	.dataa(\my_processor|dataA[0]~31_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Add1~0_combout ),
	.cout(\my_processor|ALUOper|Add1~1 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~0 .lut_mask = 16'h66BB;
defparam \my_processor|ALUOper|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~2 (
// Equation(s):
// \my_processor|ALUOper|Add1~2_combout  = (\my_processor|dataA[1]~30_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataB[1]~30_combout  & (\my_processor|ALUOper|Add1~1  & VCC)))) # 
// (!\my_processor|dataA[1]~30_combout  & ((\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Add1~1 ) # (GND))) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|ALUOper|Add1~1 ))))
// \my_processor|ALUOper|Add1~3  = CARRY((\my_processor|dataA[1]~30_combout  & (\my_processor|dataB[1]~30_combout  & !\my_processor|ALUOper|Add1~1 )) # (!\my_processor|dataA[1]~30_combout  & ((\my_processor|dataB[1]~30_combout ) # 
// (!\my_processor|ALUOper|Add1~1 ))))

	.dataa(\my_processor|dataA[1]~30_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~1 ),
	.combout(\my_processor|ALUOper|Add1~2_combout ),
	.cout(\my_processor|ALUOper|Add1~3 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~2 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~0 (
// Equation(s):
// \my_processor|ALUOper|Selector30~0_combout  = (\my_processor|aulOper[0]~2_combout  & (((\my_processor|aulOper[1]~3_combout ) # (\my_processor|ALUOper|Add1~2_combout )))) # (!\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|Add0~2_combout  & 
// (!\my_processor|aulOper[1]~3_combout )))

	.dataa(\my_processor|ALUOper|Add0~2_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|aulOper[1]~3_combout ),
	.datad(\my_processor|ALUOper|Add1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~0 .lut_mask = 16'hCEC2;
defparam \my_processor|ALUOper|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \my_processor|ALUOper|Selector30~1 (
// Equation(s):
// \my_processor|ALUOper|Selector30~1_combout  = (\my_processor|aulOper[1]~3_combout  & ((\my_processor|dataB[1]~30_combout  & ((\my_processor|ALUOper|Selector30~0_combout ) # (\my_processor|dataA[1]~30_combout ))) # (!\my_processor|dataB[1]~30_combout  & 
// (\my_processor|ALUOper|Selector30~0_combout  & \my_processor|dataA[1]~30_combout )))) # (!\my_processor|aulOper[1]~3_combout  & (((\my_processor|ALUOper|Selector30~0_combout ))))

	.dataa(\my_processor|aulOper[1]~3_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(\my_processor|ALUOper|Selector30~0_combout ),
	.datad(\my_processor|dataA[1]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector30~1 .lut_mask = 16'hF8D0;
defparam \my_processor|ALUOper|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~31_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[30]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[29]~2_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[30]~1_combout ),
	.datad(\my_processor|dataA[29]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~31 .lut_mask = 16'h5140;
defparam \my_processor|ALUOper|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~30 .lut_mask = 16'hF000;
defparam \my_processor|ALUOper|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[28]~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[26]~5_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[28]~3_combout ),
	.datad(\my_processor|dataA[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~28 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~5 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~6_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~4_combout ),
	.datad(\my_processor|dataA[25]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~5 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~29 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~31_combout ) # ((\my_processor|ALUOper|ShiftRight0~30_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftRight0~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~30_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~32 .lut_mask = 16'hFDA8;
defparam \my_processor|ALUOper|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[24]~7_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[22]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~33 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~10_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[21]~10_combout ),
	.datad(\my_processor|dataA[23]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~9 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~34 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~13_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[20]~11_combout ),
	.datad(\my_processor|dataA[18]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~35 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~393 (
// Equation(s):
// \my_regfile|data_readRegA[17]~393_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[19]~48_combout )))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [17]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~393 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~394 (
// Equation(s):
// \my_regfile|data_readRegA[17]~394_combout  = ((\my_regfile|regWriteCheck_loop[21].dffei|q [17]) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_regfile|bca|bitcheck[1]~34_combout )

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~394 .lut_mask = 16'hF3FF;
defparam \my_regfile|data_readRegA[17]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~395 (
// Equation(s):
// \my_regfile|data_readRegA[17]~395_combout  = (\my_regfile|data_readRegA[17]~393_combout  & (\my_regfile|data_readRegA[17]~394_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|data_readRegA[17]~393_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datad(\my_regfile|data_readRegA[17]~394_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~395 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[17]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~396 (
// Equation(s):
// \my_regfile|data_readRegA[17]~396_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [17]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~396 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~397 (
// Equation(s):
// \my_regfile|data_readRegA[17]~397_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [17] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~397 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[17]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[17]~212_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~398 (
// Equation(s):
// \my_regfile|data_readRegA[17]~398_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [17]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~398 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~212_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~399 (
// Equation(s):
// \my_regfile|data_readRegA[17]~399_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [17])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [17] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [17]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~399 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[17]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~400 (
// Equation(s):
// \my_regfile|data_readRegA[17]~400_combout  = (\my_regfile|data_readRegA[17]~398_combout  & (\my_regfile|data_readRegA[17]~399_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [17]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[17]~398_combout ),
	.datad(\my_regfile|data_readRegA[17]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~400 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[17]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~401 (
// Equation(s):
// \my_regfile|data_readRegA[17]~401_combout  = (\my_regfile|data_readRegA[17]~395_combout  & (\my_regfile|data_readRegA[17]~396_combout  & (\my_regfile|data_readRegA[17]~397_combout  & \my_regfile|data_readRegA[17]~400_combout )))

	.dataa(\my_regfile|data_readRegA[17]~395_combout ),
	.datab(\my_regfile|data_readRegA[17]~396_combout ),
	.datac(\my_regfile|data_readRegA[17]~397_combout ),
	.datad(\my_regfile|data_readRegA[17]~400_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~401 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~212_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~381 (
// Equation(s):
// \my_regfile|data_readRegA[17]~381_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [17])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~381 .lut_mask = 16'hACFF;
defparam \my_regfile|data_readRegA[17]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~212_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~382 (
// Equation(s):
// \my_regfile|data_readRegA[17]~382_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [17])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [17])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~382 .lut_mask = 16'hAFCF;
defparam \my_regfile|data_readRegA[17]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~383 (
// Equation(s):
// \my_regfile|data_readRegA[17]~383_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [17]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datac(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~383 .lut_mask = 16'h3F1F;
defparam \my_regfile|data_readRegA[17]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~795 (
// Equation(s):
// \my_regfile|data_readRegA[17]~795_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [17]) # (\my_processor|ctrl_readRegA[3]~8_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~795_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~795 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[17]~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~384 (
// Equation(s):
// \my_regfile|data_readRegA[17]~384_combout  = (\my_regfile|data_readRegA[17]~381_combout  & (\my_regfile|data_readRegA[17]~382_combout  & (\my_regfile|data_readRegA[17]~383_combout  & \my_regfile|data_readRegA[17]~795_combout )))

	.dataa(\my_regfile|data_readRegA[17]~381_combout ),
	.datab(\my_regfile|data_readRegA[17]~382_combout ),
	.datac(\my_regfile|data_readRegA[17]~383_combout ),
	.datad(\my_regfile|data_readRegA[17]~795_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~384 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~212_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~385 (
// Equation(s):
// \my_regfile|data_readRegA[17]~385_combout  = (\my_regfile|bca|bitcheck[4]~68_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|bca|bitcheck[4]~68_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [17]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~385 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[17]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~386 (
// Equation(s):
// \my_regfile|data_readRegA[17]~386_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [17]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~386 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[17]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~387 (
// Equation(s):
// \my_regfile|data_readRegA[17]~387_combout  = (\my_regfile|data_readRegA[17]~384_combout  & (\my_regfile|data_readRegA[17]~385_combout  & \my_regfile|data_readRegA[17]~386_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[17]~384_combout ),
	.datac(\my_regfile|data_readRegA[17]~385_combout ),
	.datad(\my_regfile|data_readRegA[17]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~387 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[17]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~391 (
// Equation(s):
// \my_regfile|data_readRegA[17]~391_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [17]) # ((\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [17] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [17]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.datac(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~391 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[17]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~390 (
// Equation(s):
// \my_regfile|data_readRegA[17]~390_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [17] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [17]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~390 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[17]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~212_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[11].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~389 (
// Equation(s):
// \my_regfile|data_readRegA[17]~389_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [17]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [17] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [17]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~389 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[17]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[17]~212_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~388 (
// Equation(s):
// \my_regfile|data_readRegA[17]~388_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [17] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # (!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [17] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [17]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~388 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[17]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~392 (
// Equation(s):
// \my_regfile|data_readRegA[17]~392_combout  = (\my_regfile|data_readRegA[17]~391_combout  & (\my_regfile|data_readRegA[17]~390_combout  & (\my_regfile|data_readRegA[17]~389_combout  & \my_regfile|data_readRegA[17]~388_combout )))

	.dataa(\my_regfile|data_readRegA[17]~391_combout ),
	.datab(\my_regfile|data_readRegA[17]~390_combout ),
	.datac(\my_regfile|data_readRegA[17]~389_combout ),
	.datad(\my_regfile|data_readRegA[17]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~392 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[17]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[17]~402 (
// Equation(s):
// \my_regfile|data_readRegA[17]~402_combout  = ((\my_regfile|data_readRegA[17]~401_combout  & (\my_regfile|data_readRegA[17]~387_combout  & \my_regfile|data_readRegA[17]~392_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[17]~401_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[17]~387_combout ),
	.datad(\my_regfile|data_readRegA[17]~392_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[17]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[17]~402 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[17]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cycloneive_lcell_comb \my_processor|npcRes[17]~120 (
// Equation(s):
// \my_processor|npcRes[17]~120_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [17]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~120 .lut_mask = 16'hBBFF;
defparam \my_processor|npcRes[17]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[14]~329 (
// Equation(s):
// \my_processor|data_writeReg[14]~329_combout  = (\my_processor|checker|isLw~combout ) # ((!\my_processor|checker|isALU~1_combout ) # (!\my_processor|checker|isWriteReg~1_combout ))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(gnd),
	.datac(\my_processor|checker|isWriteReg~1_combout ),
	.datad(\my_processor|checker|isALU~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~329 .lut_mask = 16'hAFFF;
defparam \my_processor|data_writeReg[14]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[14]~129 (
// Equation(s):
// \my_processor|data_writeReg[14]~129_combout  = (\my_processor|checker|isWriteReg~1_combout  & ((\my_processor|checker|isLw~combout ) # ((\my_processor|checker|isALU~1_combout  & !\my_processor|data_writeReg[3]~79_combout ))))

	.dataa(\my_processor|checker|isALU~1_combout ),
	.datab(\my_processor|data_writeReg[3]~79_combout ),
	.datac(\my_processor|checker|isWriteReg~1_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~129 .lut_mask = 16'hF020;
defparam \my_processor|data_writeReg[14]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~348 (
// Equation(s):
// \my_regfile|data_readRegB[15]~348_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[13].dffei|q [15])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [15])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~348_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~348 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[15]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~349 (
// Equation(s):
// \my_regfile|data_readRegB[15]~349_combout  = (\my_regfile|data_readRegB[15]~348_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # ((!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[15]~348_combout  & 
// (((\my_regfile|regWriteCheck_loop[21].dffei|q [15] & \my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~348_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~349_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~349 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[15]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~331 (
// Equation(s):
// \my_regfile|data_readRegB[15]~331_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [15]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((!\my_processor|ctrl_readRegB[0]~1_combout  & \my_regfile|regWriteCheck_loop[18].dffei|q [15]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~331 .lut_mask = 16'hADA8;
defparam \my_regfile|data_readRegB[15]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~332 (
// Equation(s):
// \my_regfile|data_readRegB[15]~332_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[15]~331_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~331_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [15]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|data_readRegB[15]~331_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|data_readRegB[15]~331_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~332 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[15]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~338 (
// Equation(s):
// \my_regfile|data_readRegB[15]~338_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [15]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [15]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~338 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[15]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~339 (
// Equation(s):
// \my_regfile|data_readRegB[15]~339_combout  = (\my_regfile|data_readRegB[15]~338_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [15]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[15]~338_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [15] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datab(\my_regfile|data_readRegB[15]~338_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~339_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~339 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[15]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~335 (
// Equation(s):
// \my_regfile|data_readRegB[15]~335_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [15]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[2].dffei|q [15] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~335 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[15]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~336 (
// Equation(s):
// \my_regfile|data_readRegB[15]~336_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[15]~335_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~335_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [15]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[15]~335_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[15]~335_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~336 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[15]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~333 (
// Equation(s):
// \my_regfile|data_readRegB[15]~333_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [15])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [15])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~333 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[15]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~334 (
// Equation(s):
// \my_regfile|data_readRegB[15]~334_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[15]~333_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~333_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [15]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[15]~333_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[15]~333_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~334 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[15]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~337 (
// Equation(s):
// \my_regfile|data_readRegB[15]~337_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|data_readRegB[15]~334_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[15]~336_combout )))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[15]~336_combout ),
	.datad(\my_regfile|data_readRegB[15]~334_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~337 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[15]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~340 (
// Equation(s):
// \my_regfile|data_readRegB[15]~340_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[15]~337_combout  & ((\my_regfile|data_readRegB[15]~339_combout ))) # (!\my_regfile|data_readRegB[15]~337_combout  & 
// (\my_regfile|data_readRegB[15]~332_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[15]~337_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~332_combout ),
	.datab(\my_regfile|data_readRegB[15]~339_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[15]~337_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~340_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~340 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[15]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~341 (
// Equation(s):
// \my_regfile|data_readRegB[15]~341_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [15]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [15]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~341_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~341 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[15]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~342 (
// Equation(s):
// \my_regfile|data_readRegB[15]~342_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[15]~341_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~341_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [15]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[15]~341_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datac(\my_regfile|data_readRegB[15]~341_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~342_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~342 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[15]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[15]~189_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N7
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder_combout  = \my_processor|data_writeReg[15]~189_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[15]~189_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~343 (
// Equation(s):
// \my_regfile|data_readRegB[15]~343_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [15])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [15])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~343_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~343 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[15]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~344 (
// Equation(s):
// \my_regfile|data_readRegB[15]~344_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[15]~343_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~343_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [15]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[15]~343_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[15]~343_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~344_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~344 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[15]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~345 (
// Equation(s):
// \my_regfile|data_readRegB[15]~345_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[15]~344_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [15] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[15]~344_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~345_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~345 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[15]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~346 (
// Equation(s):
// \my_regfile|data_readRegB[15]~346_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[15]~345_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [15])) # (!\my_regfile|data_readRegB[15]~345_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[15]~345_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datad(\my_regfile|data_readRegB[15]~345_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~346_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~346 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[15]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~347 (
// Equation(s):
// \my_regfile|data_readRegB[15]~347_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[31]~651_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// (\my_regfile|data_readRegB[15]~342_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[15]~346_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[15]~342_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[15]~346_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~347_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~347 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[15]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[15]~350 (
// Equation(s):
// \my_regfile|data_readRegB[15]~350_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[15]~347_combout  & (\my_regfile|data_readRegB[15]~349_combout )) # (!\my_regfile|data_readRegB[15]~347_combout  & 
// ((\my_regfile|data_readRegB[15]~340_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[15]~347_combout ))))

	.dataa(\my_regfile|data_readRegB[15]~349_combout ),
	.datab(\my_regfile|data_readRegB[15]~340_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[15]~347_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[15]~350_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[15]~350 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[15]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \my_processor|dataA[15]~16 (
// Equation(s):
// \my_processor|dataA[15]~16_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[15]~350_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[15]~446_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegA[15]~446_combout ),
	.datad(\my_regfile|data_readRegB[15]~350_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[15]~16 .lut_mask = 16'hB830;
defparam \my_processor|dataA[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \my_processor|dataB[15]~16 (
// Equation(s):
// \my_processor|dataB[15]~16_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[15]~350_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegB[15]~350_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[15]~16 .lut_mask = 16'hB888;
defparam \my_processor|dataB[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~464 (
// Equation(s):
// \my_regfile|data_readRegA[14]~464_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [14]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~464 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~465 (
// Equation(s):
// \my_regfile|data_readRegA[14]~465_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [14]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~465 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[14]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~466 (
// Equation(s):
// \my_regfile|data_readRegA[14]~466_combout  = (\my_regfile|data_readRegA[14]~464_combout  & (\my_regfile|data_readRegA[14]~465_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [14]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datac(\my_regfile|data_readRegA[14]~464_combout ),
	.datad(\my_regfile|data_readRegA[14]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~466 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[14]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N11
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~463 (
// Equation(s):
// \my_regfile|data_readRegA[14]~463_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [14])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [14] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [14]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~463 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[14]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~462 (
// Equation(s):
// \my_regfile|data_readRegA[14]~462_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [14] & (((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~462 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~460 (
// Equation(s):
// \my_regfile|data_readRegA[14]~460_combout  = (((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~460 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[14]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~459 (
// Equation(s):
// \my_regfile|data_readRegA[14]~459_combout  = (\my_regfile|bca|bitcheck[19]~48_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [14]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & (((\my_regfile|regWriteCheck_loop[20].dffei|q [14]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~459 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[14]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~461 (
// Equation(s):
// \my_regfile|data_readRegA[14]~461_combout  = (\my_regfile|data_readRegA[14]~460_combout  & (\my_regfile|data_readRegA[14]~459_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [14]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datab(\my_regfile|data_readRegA[14]~460_combout ),
	.datac(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datad(\my_regfile|data_readRegA[14]~459_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~461 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[14]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~467 (
// Equation(s):
// \my_regfile|data_readRegA[14]~467_combout  = (\my_regfile|data_readRegA[14]~466_combout  & (\my_regfile|data_readRegA[14]~463_combout  & (\my_regfile|data_readRegA[14]~462_combout  & \my_regfile|data_readRegA[14]~461_combout )))

	.dataa(\my_regfile|data_readRegA[14]~466_combout ),
	.datab(\my_regfile|data_readRegA[14]~463_combout ),
	.datac(\my_regfile|data_readRegA[14]~462_combout ),
	.datad(\my_regfile|data_readRegA[14]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~467 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~452 (
// Equation(s):
// \my_regfile|data_readRegA[14]~452_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [14]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~452 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[14]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~449 (
// Equation(s):
// \my_regfile|data_readRegA[14]~449_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [14]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~449 .lut_mask = 16'h0FDF;
defparam \my_regfile|data_readRegA[14]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~798 (
// Equation(s):
// \my_regfile|data_readRegA[14]~798_combout  = (\my_regfile|regWriteCheck_loop[2].dffei|q [14]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~798_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~798 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[14]~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~448 (
// Equation(s):
// \my_regfile|data_readRegA[14]~448_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [14])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [14])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~448 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[14]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~447 (
// Equation(s):
// \my_regfile|data_readRegA[14]~447_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [14]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [14]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~447 .lut_mask = 16'hF5DD;
defparam \my_regfile|data_readRegA[14]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~450 (
// Equation(s):
// \my_regfile|data_readRegA[14]~450_combout  = (\my_regfile|data_readRegA[14]~449_combout  & (\my_regfile|data_readRegA[14]~798_combout  & (\my_regfile|data_readRegA[14]~448_combout  & \my_regfile|data_readRegA[14]~447_combout )))

	.dataa(\my_regfile|data_readRegA[14]~449_combout ),
	.datab(\my_regfile|data_readRegA[14]~798_combout ),
	.datac(\my_regfile|data_readRegA[14]~448_combout ),
	.datad(\my_regfile|data_readRegA[14]~447_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~450 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~451 (
// Equation(s):
// \my_regfile|data_readRegA[14]~451_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [14] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~451 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[14]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~455 (
// Equation(s):
// \my_regfile|data_readRegA[14]~455_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [14] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [14])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~455 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[14]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[14]~182_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~454 (
// Equation(s):
// \my_regfile|data_readRegA[14]~454_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [14]) # ((\my_regfile|bca|bitcheck[12]~72_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [14]) # (\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~454 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[14]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder_combout  = \my_processor|data_writeReg[14]~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[14]~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~456 (
// Equation(s):
// \my_regfile|data_readRegA[14]~456_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [14] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [14] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [14]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~456 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[14]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~453 (
// Equation(s):
// \my_regfile|data_readRegA[14]~453_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [14])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [14] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [14]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~453 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[14]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~457 (
// Equation(s):
// \my_regfile|data_readRegA[14]~457_combout  = (\my_regfile|data_readRegA[14]~455_combout  & (\my_regfile|data_readRegA[14]~454_combout  & (\my_regfile|data_readRegA[14]~456_combout  & \my_regfile|data_readRegA[14]~453_combout )))

	.dataa(\my_regfile|data_readRegA[14]~455_combout ),
	.datab(\my_regfile|data_readRegA[14]~454_combout ),
	.datac(\my_regfile|data_readRegA[14]~456_combout ),
	.datad(\my_regfile|data_readRegA[14]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~457 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~458 (
// Equation(s):
// \my_regfile|data_readRegA[14]~458_combout  = (\my_regfile|data_readRegA[14]~452_combout  & (\my_regfile|data_readRegA[14]~450_combout  & (\my_regfile|data_readRegA[14]~451_combout  & \my_regfile|data_readRegA[14]~457_combout )))

	.dataa(\my_regfile|data_readRegA[14]~452_combout ),
	.datab(\my_regfile|data_readRegA[14]~450_combout ),
	.datac(\my_regfile|data_readRegA[14]~451_combout ),
	.datad(\my_regfile|data_readRegA[14]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~458 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[14]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[14]~468 (
// Equation(s):
// \my_regfile|data_readRegA[14]~468_combout  = ((\my_regfile|data_readRegA[14]~467_combout  & \my_regfile|data_readRegA[14]~458_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[14]~467_combout ),
	.datad(\my_regfile|data_readRegA[14]~458_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[14]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[14]~468 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[14]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \my_processor|dataA[14]~17 (
// Equation(s):
// \my_processor|dataA[14]~17_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[14]~370_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[14]~468_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[14]~370_combout ),
	.datad(\my_regfile|data_readRegA[14]~468_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[14]~17 .lut_mask = 16'hB380;
defparam \my_processor|dataA[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[14]~178 (
// Equation(s):
// \my_processor|data_writeReg[14]~178_combout  = (\my_processor|dataB[14]~17_combout  & ((\my_processor|data_writeReg[4]~81_combout ) # ((\my_processor|data_writeReg[3]~63_combout  & \my_processor|dataA[14]~17_combout )))) # 
// (!\my_processor|dataB[14]~17_combout  & (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataA[14]~17_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|dataA[14]~17_combout ),
	.datad(\my_processor|data_writeReg[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~178 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[14]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~474 (
// Equation(s):
// \my_regfile|data_readRegA[13]~474_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [13]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [13]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~474 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[13]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~473 (
// Equation(s):
// \my_regfile|data_readRegA[13]~473_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [13] & (((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [13])))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [13]))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~473 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[13]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~476 (
// Equation(s):
// \my_regfile|data_readRegA[13]~476_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [13]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~476 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[13]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~475 (
// Equation(s):
// \my_regfile|data_readRegA[13]~475_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [13]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~475 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[13]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~477 (
// Equation(s):
// \my_regfile|data_readRegA[13]~477_combout  = (\my_regfile|bca|bitcheck[13]~44_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [13] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [13])))) # 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~477 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~478 (
// Equation(s):
// \my_regfile|data_readRegA[13]~478_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [13]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [13]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~478 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[13]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~479 (
// Equation(s):
// \my_regfile|data_readRegA[13]~479_combout  = (\my_regfile|data_readRegA[13]~476_combout  & (\my_regfile|data_readRegA[13]~475_combout  & (\my_regfile|data_readRegA[13]~477_combout  & \my_regfile|data_readRegA[13]~478_combout )))

	.dataa(\my_regfile|data_readRegA[13]~476_combout ),
	.datab(\my_regfile|data_readRegA[13]~475_combout ),
	.datac(\my_regfile|data_readRegA[13]~477_combout ),
	.datad(\my_regfile|data_readRegA[13]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~479 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~469 (
// Equation(s):
// \my_regfile|data_readRegA[13]~469_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [13]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [13]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~469 .lut_mask = 16'hF3BB;
defparam \my_regfile|data_readRegA[13]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~470 (
// Equation(s):
// \my_regfile|data_readRegA[13]~470_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [13]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [13]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~470 .lut_mask = 16'hF3BB;
defparam \my_regfile|data_readRegA[13]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~799 (
// Equation(s):
// \my_regfile|data_readRegA[13]~799_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [13]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~799_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~799 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[13]~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~471 (
// Equation(s):
// \my_regfile|data_readRegA[13]~471_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [13]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~471 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[13]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~472 (
// Equation(s):
// \my_regfile|data_readRegA[13]~472_combout  = (\my_regfile|data_readRegA[13]~469_combout  & (\my_regfile|data_readRegA[13]~470_combout  & (\my_regfile|data_readRegA[13]~799_combout  & \my_regfile|data_readRegA[13]~471_combout )))

	.dataa(\my_regfile|data_readRegA[13]~469_combout ),
	.datab(\my_regfile|data_readRegA[13]~470_combout ),
	.datac(\my_regfile|data_readRegA[13]~799_combout ),
	.datad(\my_regfile|data_readRegA[13]~471_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~472 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~480 (
// Equation(s):
// \my_regfile|data_readRegA[13]~480_combout  = (\my_regfile|data_readRegA[13]~474_combout  & (\my_regfile|data_readRegA[13]~473_combout  & (\my_regfile|data_readRegA[13]~479_combout  & \my_regfile|data_readRegA[13]~472_combout )))

	.dataa(\my_regfile|data_readRegA[13]~474_combout ),
	.datab(\my_regfile|data_readRegA[13]~473_combout ),
	.datac(\my_regfile|data_readRegA[13]~479_combout ),
	.datad(\my_regfile|data_readRegA[13]~472_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~480 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~484 (
// Equation(s):
// \my_regfile|data_readRegA[13]~484_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [13])) # (!\my_regfile|bca|bitcheck[23]~75_combout ))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [13]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~484 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[13]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N29
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~482 (
// Equation(s):
// \my_regfile|data_readRegA[13]~482_combout  = (((\my_regfile|regWriteCheck_loop[22].dffei|q [13]) # (\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[7]~49_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~482 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[13]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~481 (
// Equation(s):
// \my_regfile|data_readRegA[13]~481_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [13] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [13]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [13] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [13]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~481 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[13]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~483 (
// Equation(s):
// \my_regfile|data_readRegA[13]~483_combout  = (\my_regfile|data_readRegA[13]~482_combout  & (\my_regfile|data_readRegA[13]~481_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [13]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|data_readRegA[13]~482_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datad(\my_regfile|data_readRegA[13]~481_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~483 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[13]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~487 (
// Equation(s):
// \my_regfile|data_readRegA[13]~487_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [13])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [13] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [13]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~487 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[13]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~486 (
// Equation(s):
// \my_regfile|data_readRegA[13]~486_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [13]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~486 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[13]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~488 (
// Equation(s):
// \my_regfile|data_readRegA[13]~488_combout  = (\my_regfile|data_readRegA[13]~487_combout  & (\my_regfile|data_readRegA[13]~486_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [13]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[13]~487_combout ),
	.datad(\my_regfile|data_readRegA[13]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~488 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[13]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[13]~175_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[13]~175_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~485 (
// Equation(s):
// \my_regfile|data_readRegA[13]~485_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [13] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [13]) # (\my_regfile|bca|bitcheck[26]~57_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [13]) # ((\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~485 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[13]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~489 (
// Equation(s):
// \my_regfile|data_readRegA[13]~489_combout  = (\my_regfile|data_readRegA[13]~484_combout  & (\my_regfile|data_readRegA[13]~483_combout  & (\my_regfile|data_readRegA[13]~488_combout  & \my_regfile|data_readRegA[13]~485_combout )))

	.dataa(\my_regfile|data_readRegA[13]~484_combout ),
	.datab(\my_regfile|data_readRegA[13]~483_combout ),
	.datac(\my_regfile|data_readRegA[13]~488_combout ),
	.datad(\my_regfile|data_readRegA[13]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~489 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[13]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[13]~490 (
// Equation(s):
// \my_regfile|data_readRegA[13]~490_combout  = ((\my_regfile|data_readRegA[13]~480_combout  & \my_regfile|data_readRegA[13]~489_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[13]~480_combout ),
	.datad(\my_regfile|data_readRegA[13]~489_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[13]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[13]~490 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[13]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \my_processor|dataA[13]~18 (
// Equation(s):
// \my_processor|dataA[13]~18_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[13]~390_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[13]~490_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[13]~390_combout ),
	.datad(\my_regfile|data_readRegA[13]~490_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[13]~18 .lut_mask = 16'hB380;
defparam \my_processor|dataA[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~493 (
// Equation(s):
// \my_regfile|data_readRegA[12]~493_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [12]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~493 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[12]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~491 (
// Equation(s):
// \my_regfile|data_readRegA[12]~491_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [12])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~491 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[12]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~800 (
// Equation(s):
// \my_regfile|data_readRegA[12]~800_combout  = (\my_regfile|regWriteCheck_loop[2].dffei|q [12]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~800_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~800 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[12]~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~492 (
// Equation(s):
// \my_regfile|data_readRegA[12]~492_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [12])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [12])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~492 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[12]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~494 (
// Equation(s):
// \my_regfile|data_readRegA[12]~494_combout  = (\my_regfile|data_readRegA[12]~493_combout  & (\my_regfile|data_readRegA[12]~491_combout  & (\my_regfile|data_readRegA[12]~800_combout  & \my_regfile|data_readRegA[12]~492_combout )))

	.dataa(\my_regfile|data_readRegA[12]~493_combout ),
	.datab(\my_regfile|data_readRegA[12]~491_combout ),
	.datac(\my_regfile|data_readRegA[12]~800_combout ),
	.datad(\my_regfile|data_readRegA[12]~492_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~494 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N3
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~496 (
// Equation(s):
// \my_regfile|data_readRegA[12]~496_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [12])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [12]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~496 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~495 (
// Equation(s):
// \my_regfile|data_readRegA[12]~495_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # ((\my_regfile|bca|bitcheck[4]~68_combout )))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [12]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~495 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~498 (
// Equation(s):
// \my_regfile|data_readRegA[12]~498_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # ((\my_regfile|bca|bitcheck[12]~72_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]) # (\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~498 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[12]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N7
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~500 (
// Equation(s):
// \my_regfile|data_readRegA[12]~500_combout  = (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [12]) # ((!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|bca|bitcheck[18]~45_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[17].dffei|q [12]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~500 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[12]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~499 (
// Equation(s):
// \my_regfile|data_readRegA[12]~499_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [12] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [12])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [12] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [12]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~499 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[12]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~497 (
// Equation(s):
// \my_regfile|data_readRegA[12]~497_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [12])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [12]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~497 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~501 (
// Equation(s):
// \my_regfile|data_readRegA[12]~501_combout  = (\my_regfile|data_readRegA[12]~498_combout  & (\my_regfile|data_readRegA[12]~500_combout  & (\my_regfile|data_readRegA[12]~499_combout  & \my_regfile|data_readRegA[12]~497_combout )))

	.dataa(\my_regfile|data_readRegA[12]~498_combout ),
	.datab(\my_regfile|data_readRegA[12]~500_combout ),
	.datac(\my_regfile|data_readRegA[12]~499_combout ),
	.datad(\my_regfile|data_readRegA[12]~497_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~501 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~502 (
// Equation(s):
// \my_regfile|data_readRegA[12]~502_combout  = (\my_regfile|data_readRegA[12]~494_combout  & (\my_regfile|data_readRegA[12]~496_combout  & (\my_regfile|data_readRegA[12]~495_combout  & \my_regfile|data_readRegA[12]~501_combout )))

	.dataa(\my_regfile|data_readRegA[12]~494_combout ),
	.datab(\my_regfile|data_readRegA[12]~496_combout ),
	.datac(\my_regfile|data_readRegA[12]~495_combout ),
	.datad(\my_regfile|data_readRegA[12]~501_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~502 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~506 (
// Equation(s):
// \my_regfile|data_readRegA[12]~506_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [12]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [12]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~506 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[12]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~507 (
// Equation(s):
// \my_regfile|data_readRegA[12]~507_combout  = (\my_regfile|bca|bitcheck[26]~57_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [12])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|bca|bitcheck[26]~57_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [12]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~507 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[12]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~509 (
// Equation(s):
// \my_regfile|data_readRegA[12]~509_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [12])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [12] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [12]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~509 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[12]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[12]~168_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~508 (
// Equation(s):
// \my_regfile|data_readRegA[12]~508_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [12]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [12]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~508 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[12]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~510 (
// Equation(s):
// \my_regfile|data_readRegA[12]~510_combout  = (\my_regfile|data_readRegA[12]~509_combout  & (\my_regfile|data_readRegA[12]~508_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [12]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datab(\my_regfile|data_readRegA[12]~509_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[12]~508_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~510 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[12]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~504 (
// Equation(s):
// \my_regfile|data_readRegA[12]~504_combout  = (((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~504 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[12]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder_combout  = \my_processor|data_writeReg[12]~168_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[12]~168_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~503 (
// Equation(s):
// \my_regfile|data_readRegA[12]~503_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [12])) # (!\my_regfile|bca|bitcheck[19]~48_combout ))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [12] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [12]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~503 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[12]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~505 (
// Equation(s):
// \my_regfile|data_readRegA[12]~505_combout  = (\my_regfile|data_readRegA[12]~504_combout  & (\my_regfile|data_readRegA[12]~503_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [12]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|data_readRegA[12]~504_combout ),
	.datad(\my_regfile|data_readRegA[12]~503_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~505 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[12]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~511 (
// Equation(s):
// \my_regfile|data_readRegA[12]~511_combout  = (\my_regfile|data_readRegA[12]~506_combout  & (\my_regfile|data_readRegA[12]~507_combout  & (\my_regfile|data_readRegA[12]~510_combout  & \my_regfile|data_readRegA[12]~505_combout )))

	.dataa(\my_regfile|data_readRegA[12]~506_combout ),
	.datab(\my_regfile|data_readRegA[12]~507_combout ),
	.datac(\my_regfile|data_readRegA[12]~510_combout ),
	.datad(\my_regfile|data_readRegA[12]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~511 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[12]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[12]~512 (
// Equation(s):
// \my_regfile|data_readRegA[12]~512_combout  = ((\my_regfile|data_readRegA[12]~502_combout  & \my_regfile|data_readRegA[12]~511_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[12]~502_combout ),
	.datac(\my_regfile|data_readRegA[12]~511_combout ),
	.datad(\my_regfile|data_readRegA[0]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[12]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[12]~512 .lut_mask = 16'hC0FF;
defparam \my_regfile|data_readRegA[12]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \my_processor|dataA[12]~19 (
// Equation(s):
// \my_processor|dataA[12]~19_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[12]~410_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[12]~512_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[12]~512_combout ),
	.datad(\my_regfile|data_readRegB[12]~410_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[12]~19 .lut_mask = 16'hD850;
defparam \my_processor|dataA[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~418 (
// Equation(s):
// \my_regfile|data_readRegB[11]~418_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [11]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [11] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~418 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[11]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~419 (
// Equation(s):
// \my_regfile|data_readRegB[11]~419_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[11]~418_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [11]))) # (!\my_regfile|data_readRegB[11]~418_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [11])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[11]~418_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~418_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~419 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[11]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~411 (
// Equation(s):
// \my_regfile|data_readRegB[11]~411_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [11])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & (!\my_processor|ctrl_readRegB[0]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~411 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[11]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~412 (
// Equation(s):
// \my_regfile|data_readRegB[11]~412_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[11]~411_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [11])) # (!\my_regfile|data_readRegB[11]~411_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[11]~411_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~411_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~412 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[11]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~413 (
// Equation(s):
// \my_regfile|data_readRegB[11]~413_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout ) # (\my_regfile|regWriteCheck_loop[11].dffei|q [11])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [11] & (!\my_processor|ctrl_readRegB[2]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~413 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[11]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~414 (
// Equation(s):
// \my_regfile|data_readRegB[11]~414_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[11]~413_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [11])) # (!\my_regfile|data_readRegB[11]~413_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [11]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[11]~413_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~414 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[11]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~415 (
// Equation(s):
// \my_regfile|data_readRegB[11]~415_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # ((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [11] & !\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~415 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[11]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~416 (
// Equation(s):
// \my_regfile|data_readRegB[11]~416_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[11]~415_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [11]))) # (!\my_regfile|data_readRegB[11]~415_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [11])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[11]~415_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~415_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~416 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[11]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~417 (
// Equation(s):
// \my_regfile|data_readRegB[11]~417_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[11]~414_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[11]~416_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[11]~414_combout ),
	.datad(\my_regfile|data_readRegB[11]~416_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~417 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[11]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~420 (
// Equation(s):
// \my_regfile|data_readRegB[11]~420_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[11]~417_combout  & (\my_regfile|data_readRegB[11]~419_combout )) # (!\my_regfile|data_readRegB[11]~417_combout  & 
// ((\my_regfile|data_readRegB[11]~412_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[11]~417_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[11]~419_combout ),
	.datac(\my_regfile|data_readRegB[11]~412_combout ),
	.datad(\my_regfile|data_readRegB[11]~417_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~420 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[11]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~421 (
// Equation(s):
// \my_regfile|data_readRegB[11]~421_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[1].dffei|q [11] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~421 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[11]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~422 (
// Equation(s):
// \my_regfile|data_readRegB[11]~422_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[11]~421_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [11])) # (!\my_regfile|data_readRegB[11]~421_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [11]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[11]~421_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~421_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~422 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[11]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[11]~161_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout  = \my_processor|data_writeReg[11]~161_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[11]~161_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~423 (
// Equation(s):
// \my_regfile|data_readRegB[11]~423_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [11]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [11]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~423 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[11]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~424 (
// Equation(s):
// \my_regfile|data_readRegB[11]~424_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[11]~423_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [11]))) # (!\my_regfile|data_readRegB[11]~423_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [11])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[11]~423_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[11]~423_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~424 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[11]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~425 (
// Equation(s):
// \my_regfile|data_readRegB[11]~425_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[11]~424_combout ) # ((\my_regfile|data_readRegB[31]~24_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (((\my_regfile|regWriteCheck_loop[16].dffei|q [11] & !\my_regfile|data_readRegB[31]~24_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~424_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~425 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[11]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~426 (
// Equation(s):
// \my_regfile|data_readRegB[11]~426_combout  = (\my_regfile|data_readRegB[11]~425_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [11]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[11]~425_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [11] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datac(\my_regfile|data_readRegB[11]~425_combout ),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~426 .lut_mask = 16'hACF0;
defparam \my_regfile|data_readRegB[11]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~427 (
// Equation(s):
// \my_regfile|data_readRegB[11]~427_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[11]~422_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((!\my_regfile|data_readRegB[31]~16_combout  & \my_regfile|data_readRegB[11]~426_combout ))))

	.dataa(\my_regfile|data_readRegB[11]~422_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[11]~426_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~427 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[11]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y31_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~428 (
// Equation(s):
// \my_regfile|data_readRegB[11]~428_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [11]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [11] & !\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~428 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[11]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~429 (
// Equation(s):
// \my_regfile|data_readRegB[11]~429_combout  = (\my_regfile|data_readRegB[11]~428_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # ((!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[11]~428_combout  & 
// (((\my_regfile|regWriteCheck_loop[21].dffei|q [11] & \my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datab(\my_regfile|data_readRegB[11]~428_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~429 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[11]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[11]~430 (
// Equation(s):
// \my_regfile|data_readRegB[11]~430_combout  = (\my_regfile|data_readRegB[11]~427_combout  & (((\my_regfile|data_readRegB[11]~429_combout ) # (!\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[11]~427_combout  & 
// (\my_regfile|data_readRegB[11]~420_combout  & (\my_regfile|data_readRegB[31]~16_combout )))

	.dataa(\my_regfile|data_readRegB[11]~420_combout ),
	.datab(\my_regfile|data_readRegB[11]~427_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[11]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[11]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[11]~430 .lut_mask = 16'hEC2C;
defparam \my_regfile|data_readRegB[11]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \my_processor|dataB[11]~20 (
// Equation(s):
// \my_processor|dataB[11]~20_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [11])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// (\my_regfile|data_readRegB[11]~430_combout )))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[11]~430_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|dataB[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[11]~20 .lut_mask = 16'hEC20;
defparam \my_processor|dataB[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \my_processor|dataA[11]~20 (
// Equation(s):
// \my_processor|dataA[11]~20_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[11]~430_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[11]~533_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[11]~430_combout ),
	.datad(\my_regfile|data_readRegA[11]~533_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[11]~20 .lut_mask = 16'hB380;
defparam \my_processor|dataA[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \my_processor|dataB[10]~21 (
// Equation(s):
// \my_processor|dataB[10]~21_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [10])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// (\my_regfile|data_readRegB[10]~450_combout )))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[10]~450_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|dataB[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[10]~21 .lut_mask = 16'hEA40;
defparam \my_processor|dataB[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[9]~147_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~468 (
// Equation(s):
// \my_regfile|data_readRegB[9]~468_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [9])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [9])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~468_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~468 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[9]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~469 (
// Equation(s):
// \my_regfile|data_readRegB[9]~469_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[9]~468_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~468_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [9])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[9]~468_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~468_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~469_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~469 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[9]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[9]~147_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~458 (
// Equation(s):
// \my_regfile|data_readRegB[9]~458_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [9]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [9] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~458_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~458 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[9]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~459 (
// Equation(s):
// \my_regfile|data_readRegB[9]~459_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[9]~458_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~458_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[9]~458_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|data_readRegB[9]~458_combout ),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~459_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~459 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[9]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~451 (
// Equation(s):
// \my_regfile|data_readRegB[9]~451_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [9])))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~451_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~451 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[9]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~452 (
// Equation(s):
// \my_regfile|data_readRegB[9]~452_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[9]~451_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~451_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[9]~451_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~451_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~452_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~452 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[9]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~453 (
// Equation(s):
// \my_regfile|data_readRegB[9]~453_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [9]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [9]))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~453_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~453 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[9]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~454 (
// Equation(s):
// \my_regfile|data_readRegB[9]~454_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[9]~453_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~453_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[9]~453_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~453_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~454_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~454 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[9]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[7].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~455 (
// Equation(s):
// \my_regfile|data_readRegB[9]~455_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [9])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [9])))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~455_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~455 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[9]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~456 (
// Equation(s):
// \my_regfile|data_readRegB[9]~456_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[9]~455_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~455_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [9])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[9]~455_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|data_readRegB[9]~455_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~456_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~456 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[9]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~457 (
// Equation(s):
// \my_regfile|data_readRegB[9]~457_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[9]~454_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[9]~456_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[9]~454_combout ),
	.datad(\my_regfile|data_readRegB[9]~456_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~457_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~457 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[9]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~460 (
// Equation(s):
// \my_regfile|data_readRegB[9]~460_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[9]~457_combout  & (\my_regfile|data_readRegB[9]~459_combout )) # (!\my_regfile|data_readRegB[9]~457_combout  & 
// ((\my_regfile|data_readRegB[9]~452_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[9]~457_combout ))))

	.dataa(\my_regfile|data_readRegB[9]~459_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[9]~452_combout ),
	.datad(\my_regfile|data_readRegB[9]~457_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~460_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~460 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[9]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~461 (
// Equation(s):
// \my_regfile|data_readRegB[9]~461_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [9]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [9]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~461_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~461 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[9]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~462 (
// Equation(s):
// \my_regfile|data_readRegB[9]~462_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[9]~461_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [9]))) # (!\my_regfile|data_readRegB[9]~461_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [9])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[9]~461_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~461_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~462_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~462 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[9]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder_combout  = \my_processor|data_writeReg[9]~147_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[9]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~463 (
// Equation(s):
// \my_regfile|data_readRegB[9]~463_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [9]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [9]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~463_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~463 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[9]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~464 (
// Equation(s):
// \my_regfile|data_readRegB[9]~464_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[9]~463_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [9])) # (!\my_regfile|data_readRegB[9]~463_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [9]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[9]~463_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[9]~463_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~464_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~464 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[9]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~465 (
// Equation(s):
// \my_regfile|data_readRegB[9]~465_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|data_readRegB[31]~653_combout )) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[9]~464_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [9]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~464_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~465_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~465 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[9]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~466 (
// Equation(s):
// \my_regfile|data_readRegB[9]~466_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[9]~465_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [9])) # (!\my_regfile|data_readRegB[9]~465_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [9]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[9]~465_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datad(\my_regfile|data_readRegB[9]~465_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~466_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~466 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[9]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~467 (
// Equation(s):
// \my_regfile|data_readRegB[9]~467_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout ) # ((\my_regfile|data_readRegB[9]~462_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[9]~466_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[9]~462_combout ),
	.datad(\my_regfile|data_readRegB[9]~466_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~467_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~467 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[9]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[9]~470 (
// Equation(s):
// \my_regfile|data_readRegB[9]~470_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[9]~467_combout  & (\my_regfile|data_readRegB[9]~469_combout )) # (!\my_regfile|data_readRegB[9]~467_combout  & 
// ((\my_regfile|data_readRegB[9]~460_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[9]~467_combout ))))

	.dataa(\my_regfile|data_readRegB[9]~469_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[9]~460_combout ),
	.datad(\my_regfile|data_readRegB[9]~467_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[9]~470_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[9]~470 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[9]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \my_processor|dataB[9]~22 (
// Equation(s):
// \my_processor|dataB[9]~22_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [9])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[9]~470_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[9]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[9]~22 .lut_mask = 16'hACA0;
defparam \my_processor|dataB[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~471 (
// Equation(s):
// \my_regfile|data_readRegB[8]~471_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[9].dffei|q [8])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [8]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~471_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~471 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[8]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~472 (
// Equation(s):
// \my_regfile|data_readRegB[8]~472_combout  = (\my_regfile|data_readRegB[8]~471_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[8]~471_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [8] & (\my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datab(\my_regfile|data_readRegB[8]~471_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~472_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~472 .lut_mask = 16'hEC2C;
defparam \my_regfile|data_readRegB[8]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[8]~140_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~488 (
// Equation(s):
// \my_regfile|data_readRegB[8]~488_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [8]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [8] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~488_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~488 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[8]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~489 (
// Equation(s):
// \my_regfile|data_readRegB[8]~489_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[8]~488_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [8])) # (!\my_regfile|data_readRegB[8]~488_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [8]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[8]~488_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[8]~488_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~489_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~489 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[8]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~473 (
// Equation(s):
// \my_regfile|data_readRegB[8]~473_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[11].dffei|q [8])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [8])))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~473_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~473 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[8]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~474 (
// Equation(s):
// \my_regfile|data_readRegB[8]~474_combout  = (\my_regfile|data_readRegB[8]~473_combout  & (((\my_regfile|regWriteCheck_loop[15].dffei|q [8]) # (!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[8]~473_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [8] & (\my_processor|ctrl_readRegB[2]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datab(\my_regfile|data_readRegB[8]~473_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~474_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~474 .lut_mask = 16'hEC2C;
defparam \my_regfile|data_readRegB[8]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~480 (
// Equation(s):
// \my_regfile|data_readRegB[8]~480_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [8]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [8] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~480_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~480 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[8]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~481 (
// Equation(s):
// \my_regfile|data_readRegB[8]~481_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[8]~480_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [8]))) # (!\my_regfile|data_readRegB[8]~480_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [8])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[8]~480_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[8]~480_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~481_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~481 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[8]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~475 (
// Equation(s):
// \my_regfile|data_readRegB[8]~475_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [8]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[18].dffei|q [8] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~475_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~475 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[8]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~476 (
// Equation(s):
// \my_regfile|data_readRegB[8]~476_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[8]~475_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [8])) # (!\my_regfile|data_readRegB[8]~475_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [8]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|data_readRegB[8]~475_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|data_readRegB[8]~475_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~476_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~476 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[8]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~477 (
// Equation(s):
// \my_regfile|data_readRegB[8]~477_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [8]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [8]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~477_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~477 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[8]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~478 (
// Equation(s):
// \my_regfile|data_readRegB[8]~478_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[8]~477_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [8])) # (!\my_regfile|data_readRegB[8]~477_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [8]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|data_readRegB[8]~477_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|data_readRegB[8]~477_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~478_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~478 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[8]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~479 (
// Equation(s):
// \my_regfile|data_readRegB[8]~479_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[8]~476_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[8]~478_combout )))))

	.dataa(\my_regfile|data_readRegB[8]~476_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[8]~478_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~479_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~479 .lut_mask = 16'hE3E0;
defparam \my_regfile|data_readRegB[8]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~482 (
// Equation(s):
// \my_regfile|data_readRegB[8]~482_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[8]~479_combout  & ((\my_regfile|data_readRegB[8]~481_combout ))) # (!\my_regfile|data_readRegB[8]~479_combout  & 
// (\my_regfile|data_readRegB[8]~474_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[8]~479_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[8]~474_combout ),
	.datac(\my_regfile|data_readRegB[8]~481_combout ),
	.datad(\my_regfile|data_readRegB[8]~479_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~482_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~482 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[8]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[8]~140_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder_combout  = \my_processor|data_writeReg[8]~140_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[8]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~483 (
// Equation(s):
// \my_regfile|data_readRegB[8]~483_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [8])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [8])))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~483_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~483 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[8]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~484 (
// Equation(s):
// \my_regfile|data_readRegB[8]~484_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[8]~483_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]))) # (!\my_regfile|data_readRegB[8]~483_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [8])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[8]~483_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[8]~483_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~484_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~484 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[8]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~485 (
// Equation(s):
// \my_regfile|data_readRegB[8]~485_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[31]~24_combout ) # ((\my_regfile|data_readRegB[8]~484_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (!\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [8])))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[8]~484_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~485_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~485 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[8]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~486 (
// Equation(s):
// \my_regfile|data_readRegB[8]~486_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[8]~485_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [8])) # (!\my_regfile|data_readRegB[8]~485_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [8]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[8]~485_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datad(\my_regfile|data_readRegB[8]~485_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~486_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~486 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[8]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~487 (
// Equation(s):
// \my_regfile|data_readRegB[8]~487_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[8]~482_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[8]~486_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[8]~482_combout ),
	.datad(\my_regfile|data_readRegB[8]~486_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~487_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~487 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[8]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[8]~490 (
// Equation(s):
// \my_regfile|data_readRegB[8]~490_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[8]~487_combout  & ((\my_regfile|data_readRegB[8]~489_combout ))) # (!\my_regfile|data_readRegB[8]~487_combout  & 
// (\my_regfile|data_readRegB[8]~472_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[8]~487_combout ))))

	.dataa(\my_regfile|data_readRegB[8]~472_combout ),
	.datab(\my_regfile|data_readRegB[8]~489_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[8]~487_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[8]~490_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[8]~490 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[8]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \my_processor|dataA[8]~23 (
// Equation(s):
// \my_processor|dataA[8]~23_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[8]~490_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[8]~599_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[8]~490_combout ),
	.datad(\my_regfile|data_readRegA[8]~599_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[8]~23 .lut_mask = 16'hD580;
defparam \my_processor|dataA[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \my_processor|dataB[8]~23 (
// Equation(s):
// \my_processor|dataB[8]~23_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [8])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[8]~490_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[8]~490_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[8]~23 .lut_mask = 16'hACA0;
defparam \my_processor|dataB[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~508 (
// Equation(s):
// \my_regfile|data_readRegB[7]~508_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[13].dffei|q [7])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [7])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~508_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~508 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[7]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[7]~128_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~509 (
// Equation(s):
// \my_regfile|data_readRegB[7]~509_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[7]~508_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [7]))) # (!\my_regfile|data_readRegB[7]~508_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [7])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[7]~508_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[7]~508_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~509_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~509 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[7]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~491 (
// Equation(s):
// \my_regfile|data_readRegB[7]~491_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [7])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [7] & (!\my_processor|ctrl_readRegB[0]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~491_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~491 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[7]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~492 (
// Equation(s):
// \my_regfile|data_readRegB[7]~492_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[7]~491_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [7])) # (!\my_regfile|data_readRegB[7]~491_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [7]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[7]~491_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|data_readRegB[7]~491_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~492_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~492 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[7]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~495 (
// Equation(s):
// \my_regfile|data_readRegB[7]~495_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [7])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [7])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~495_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~495 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[7]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~496 (
// Equation(s):
// \my_regfile|data_readRegB[7]~496_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[7]~495_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [7]))) # (!\my_regfile|data_readRegB[7]~495_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [7])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[7]~495_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[7]~495_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~496_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~496 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[7]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~493 (
// Equation(s):
// \my_regfile|data_readRegB[7]~493_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [7]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~493_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~493 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[7]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~494 (
// Equation(s):
// \my_regfile|data_readRegB[7]~494_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[7]~493_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [7]))) # (!\my_regfile|data_readRegB[7]~493_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [7])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[7]~493_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[7]~493_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~494_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~494 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[7]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~497 (
// Equation(s):
// \my_regfile|data_readRegB[7]~497_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|data_readRegB[7]~494_combout ))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[7]~496_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[7]~496_combout ),
	.datad(\my_regfile|data_readRegB[7]~494_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~497_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~497 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[7]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[7]~128_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~498 (
// Equation(s):
// \my_regfile|data_readRegB[7]~498_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [7]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [7] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~498_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~498 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[7]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~499 (
// Equation(s):
// \my_regfile|data_readRegB[7]~499_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[7]~498_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [7])) # (!\my_regfile|data_readRegB[7]~498_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [7]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[7]~498_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[7]~498_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~499_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~499 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[7]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~500 (
// Equation(s):
// \my_regfile|data_readRegB[7]~500_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[7]~497_combout  & ((\my_regfile|data_readRegB[7]~499_combout ))) # (!\my_regfile|data_readRegB[7]~497_combout  & 
// (\my_regfile|data_readRegB[7]~492_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[7]~497_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[7]~492_combout ),
	.datac(\my_regfile|data_readRegB[7]~497_combout ),
	.datad(\my_regfile|data_readRegB[7]~499_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~500_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~500 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[7]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~501 (
// Equation(s):
// \my_regfile|data_readRegB[7]~501_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [7]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[1].dffei|q [7] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~501_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~501 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[7]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~502 (
// Equation(s):
// \my_regfile|data_readRegB[7]~502_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[7]~501_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [7])) # (!\my_regfile|data_readRegB[7]~501_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [7]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[7]~501_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[7]~501_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~502_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~502 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[7]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder_combout  = \my_processor|data_writeReg[7]~128_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[7]~128_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~503 (
// Equation(s):
// \my_regfile|data_readRegB[7]~503_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [7]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~503_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~503 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[7]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~504 (
// Equation(s):
// \my_regfile|data_readRegB[7]~504_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[7]~503_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [7])) # (!\my_regfile|data_readRegB[7]~503_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [7]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[7]~503_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[7]~503_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~504_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~504 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[7]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~505 (
// Equation(s):
// \my_regfile|data_readRegB[7]~505_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[7]~504_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [7] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[7]~504_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~505_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~505 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[7]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~506 (
// Equation(s):
// \my_regfile|data_readRegB[7]~506_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[7]~505_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [7])) # (!\my_regfile|data_readRegB[7]~505_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [7]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[7]~505_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.datad(\my_regfile|data_readRegB[7]~505_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~506_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~506 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[7]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~507 (
// Equation(s):
// \my_regfile|data_readRegB[7]~507_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[7]~502_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((\my_regfile|data_readRegB[7]~506_combout  & !\my_regfile|data_readRegB[31]~16_combout ))))

	.dataa(\my_regfile|data_readRegB[7]~502_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[7]~506_combout ),
	.datad(\my_regfile|data_readRegB[31]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~507_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~507 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[7]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[7]~510 (
// Equation(s):
// \my_regfile|data_readRegB[7]~510_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[7]~507_combout  & (\my_regfile|data_readRegB[7]~509_combout )) # (!\my_regfile|data_readRegB[7]~507_combout  & 
// ((\my_regfile|data_readRegB[7]~500_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[7]~507_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[7]~509_combout ),
	.datac(\my_regfile|data_readRegB[7]~500_combout ),
	.datad(\my_regfile|data_readRegB[7]~507_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[7]~510_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[7]~510 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[7]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \my_processor|dataA[7]~24 (
// Equation(s):
// \my_processor|dataA[7]~24_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[7]~510_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[7]~621_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[7]~621_combout ),
	.datad(\my_regfile|data_readRegB[7]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[7]~24 .lut_mask = 16'hD850;
defparam \my_processor|dataA[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \my_processor|dataB[7]~24 (
// Equation(s):
// \my_processor|dataB[7]~24_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[7]~510_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[7]~510_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[7]~24 .lut_mask = 16'hACA0;
defparam \my_processor|dataB[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N21
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~511 (
// Equation(s):
// \my_regfile|data_readRegB[6]~511_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [6]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [6]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~511_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~511 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[6]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~512 (
// Equation(s):
// \my_regfile|data_readRegB[6]~512_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[6]~511_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [6]))) # (!\my_regfile|data_readRegB[6]~511_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [6])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[6]~511_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[6]~511_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~512_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~512 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[6]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[6]~117_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~528 (
// Equation(s):
// \my_regfile|data_readRegB[6]~528_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [6]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((!\my_regfile|data_readRegB[31]~9_combout  & \my_regfile|regWriteCheck_loop[5].dffei|q [6]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~528 .lut_mask = 16'hADA8;
defparam \my_regfile|data_readRegB[6]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~529 (
// Equation(s):
// \my_regfile|data_readRegB[6]~529_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[6]~528_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [6]))) # (!\my_regfile|data_readRegB[6]~528_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [6])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[6]~528_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~529 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[6]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[14].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~513 (
// Equation(s):
// \my_regfile|data_readRegB[6]~513_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [6])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [6])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~513 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[6]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~514 (
// Equation(s):
// \my_regfile|data_readRegB[6]~514_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[6]~513_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [6])) # (!\my_regfile|data_readRegB[6]~513_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [6]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[6]~513_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~513_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~514 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[6]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N7
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~520 (
// Equation(s):
// \my_regfile|data_readRegB[6]~520_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [6]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [6] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~520 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[6]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~521 (
// Equation(s):
// \my_regfile|data_readRegB[6]~521_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[6]~520_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [6]))) # (!\my_regfile|data_readRegB[6]~520_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [6])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[6]~520_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~520_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~521 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[6]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~515 (
// Equation(s):
// \my_regfile|data_readRegB[6]~515_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [6]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [6]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~515 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[6]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~516 (
// Equation(s):
// \my_regfile|data_readRegB[6]~516_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[6]~515_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [6])) # (!\my_regfile|data_readRegB[6]~515_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [6]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[6]~515_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~515_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~516 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[6]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~517 (
// Equation(s):
// \my_regfile|data_readRegB[6]~517_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [6])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [6])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~517 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[6]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~518 (
// Equation(s):
// \my_regfile|data_readRegB[6]~518_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[6]~517_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [6]))) # (!\my_regfile|data_readRegB[6]~517_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [6])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[6]~517_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[6]~517_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~518 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[6]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~519 (
// Equation(s):
// \my_regfile|data_readRegB[6]~519_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|data_readRegB[6]~516_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[6]~518_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[6]~516_combout ),
	.datad(\my_regfile|data_readRegB[6]~518_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~519 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[6]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~522 (
// Equation(s):
// \my_regfile|data_readRegB[6]~522_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[6]~519_combout  & ((\my_regfile|data_readRegB[6]~521_combout ))) # (!\my_regfile|data_readRegB[6]~519_combout  & 
// (\my_regfile|data_readRegB[6]~514_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[6]~519_combout ))))

	.dataa(\my_regfile|data_readRegB[6]~514_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[6]~521_combout ),
	.datad(\my_regfile|data_readRegB[6]~519_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~522 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[6]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N7
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[6]~117_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~523 (
// Equation(s):
// \my_regfile|data_readRegB[6]~523_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [6])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [6])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~523 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[6]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder_combout  = \my_processor|data_writeReg[6]~117_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[6]~117_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~524 (
// Equation(s):
// \my_regfile|data_readRegB[6]~524_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[6]~523_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [6]))) # (!\my_regfile|data_readRegB[6]~523_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [6])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[6]~523_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[6]~523_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~524 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[6]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~525 (
// Equation(s):
// \my_regfile|data_readRegB[6]~525_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|data_readRegB[6]~524_combout )) # (!\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [6])))))

	.dataa(\my_regfile|data_readRegB[6]~524_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datad(\my_regfile|data_readRegB[31]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~525 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[6]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~526 (
// Equation(s):
// \my_regfile|data_readRegB[6]~526_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[6]~525_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [6])) # (!\my_regfile|data_readRegB[6]~525_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[6]~525_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[6]~525_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~526 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[6]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~527 (
// Equation(s):
// \my_regfile|data_readRegB[6]~527_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[6]~522_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[6]~526_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[6]~522_combout ),
	.datad(\my_regfile|data_readRegB[6]~526_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~527 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[6]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[6]~530 (
// Equation(s):
// \my_regfile|data_readRegB[6]~530_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[6]~527_combout  & ((\my_regfile|data_readRegB[6]~529_combout ))) # (!\my_regfile|data_readRegB[6]~527_combout  & 
// (\my_regfile|data_readRegB[6]~512_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[6]~527_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[6]~512_combout ),
	.datac(\my_regfile|data_readRegB[6]~529_combout ),
	.datad(\my_regfile|data_readRegB[6]~527_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[6]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[6]~530 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[6]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \my_processor|dataB[6]~25 (
// Equation(s):
// \my_processor|dataB[6]~25_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [6])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[6]~530_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_regfile|data_readRegB[6]~530_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[6]~25 .lut_mask = 16'hE2C0;
defparam \my_processor|dataB[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \my_processor|dataA[6]~25 (
// Equation(s):
// \my_processor|dataA[6]~25_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[6]~530_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[6]~644_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[6]~530_combout ),
	.datad(\my_regfile|data_readRegA[6]~644_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[6]~25 .lut_mask = 16'hD580;
defparam \my_processor|dataA[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[5]~106_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y31_N1
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~548 (
// Equation(s):
// \my_regfile|data_readRegB[5]~548_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [5]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [5] & !\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~548 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[5]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~549 (
// Equation(s):
// \my_regfile|data_readRegB[5]~549_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[5]~548_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [5])) # (!\my_regfile|data_readRegB[5]~548_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [5]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[5]~548_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[5]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~549 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[5]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N7
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~543 (
// Equation(s):
// \my_regfile|data_readRegB[5]~543_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [5])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [5])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~543 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[5]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~544 (
// Equation(s):
// \my_regfile|data_readRegB[5]~544_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[5]~543_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [5])) # (!\my_regfile|data_readRegB[5]~543_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [5]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[5]~543_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[5]~543_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~544 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[5]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~545 (
// Equation(s):
// \my_regfile|data_readRegB[5]~545_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[5]~544_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [5]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[5]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~545 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[5]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~546 (
// Equation(s):
// \my_regfile|data_readRegB[5]~546_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[5]~545_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [5]))) # (!\my_regfile|data_readRegB[5]~545_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [5])))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[5]~545_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[5]~545_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~546 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[5]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~106_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~541 (
// Equation(s):
// \my_regfile|data_readRegB[5]~541_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|regWriteCheck_loop[17].dffei|q [5]) # (\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [5] & ((!\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~541 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[5]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~542 (
// Equation(s):
// \my_regfile|data_readRegB[5]~542_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[5]~541_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [5]))) # (!\my_regfile|data_readRegB[5]~541_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [5])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[5]~541_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[5]~541_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~542 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[5]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~547 (
// Equation(s):
// \my_regfile|data_readRegB[5]~547_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[5]~542_combout ) # (\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (\my_regfile|data_readRegB[5]~546_combout  & ((!\my_regfile|data_readRegB[31]~16_combout ))))

	.dataa(\my_regfile|data_readRegB[5]~546_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[5]~542_combout ),
	.datad(\my_regfile|data_readRegB[31]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~547 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[5]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~531 (
// Equation(s):
// \my_regfile|data_readRegB[5]~531_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [5]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [5]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~531 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[5]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~532 (
// Equation(s):
// \my_regfile|data_readRegB[5]~532_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[5]~531_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [5]))) # (!\my_regfile|data_readRegB[5]~531_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [5])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[5]~531_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[5]~531_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~532 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[5]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~535 (
// Equation(s):
// \my_regfile|data_readRegB[5]~535_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [5])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [5])))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~535 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[5]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~536 (
// Equation(s):
// \my_regfile|data_readRegB[5]~536_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[5]~535_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [5])) # (!\my_regfile|data_readRegB[5]~535_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [5]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|data_readRegB[5]~535_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|data_readRegB[5]~535_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~536 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[5]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~533 (
// Equation(s):
// \my_regfile|data_readRegB[5]~533_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[11].dffei|q [5])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [5])))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~533 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[5]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~534 (
// Equation(s):
// \my_regfile|data_readRegB[5]~534_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[5]~533_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [5]))) # (!\my_regfile|data_readRegB[5]~533_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [5])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[5]~533_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datad(\my_regfile|data_readRegB[5]~533_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~534 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[5]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~537 (
// Equation(s):
// \my_regfile|data_readRegB[5]~537_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|data_readRegB[5]~534_combout ))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[5]~536_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[5]~536_combout ),
	.datad(\my_regfile|data_readRegB[5]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~537 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[5]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder_combout  = \my_processor|data_writeReg[5]~106_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[5]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N9
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~538 (
// Equation(s):
// \my_regfile|data_readRegB[5]~538_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [5]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [5] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~538 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[5]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~539 (
// Equation(s):
// \my_regfile|data_readRegB[5]~539_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[5]~538_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [5])) # (!\my_regfile|data_readRegB[5]~538_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [5]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[5]~538_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|data_readRegB[5]~538_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~539 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[5]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~540 (
// Equation(s):
// \my_regfile|data_readRegB[5]~540_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[5]~537_combout  & ((\my_regfile|data_readRegB[5]~539_combout ))) # (!\my_regfile|data_readRegB[5]~537_combout  & 
// (\my_regfile|data_readRegB[5]~532_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[5]~537_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[5]~532_combout ),
	.datac(\my_regfile|data_readRegB[5]~537_combout ),
	.datad(\my_regfile|data_readRegB[5]~539_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~540 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[5]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[5]~550 (
// Equation(s):
// \my_regfile|data_readRegB[5]~550_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[5]~547_combout  & (\my_regfile|data_readRegB[5]~549_combout )) # (!\my_regfile|data_readRegB[5]~547_combout  & 
// ((\my_regfile|data_readRegB[5]~540_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[5]~547_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[5]~549_combout ),
	.datac(\my_regfile|data_readRegB[5]~547_combout ),
	.datad(\my_regfile|data_readRegB[5]~540_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[5]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[5]~550 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[5]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \my_processor|dataA[5]~26 (
// Equation(s):
// \my_processor|dataA[5]~26_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[5]~550_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[5]~667_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[5]~550_combout ),
	.datad(\my_regfile|data_readRegA[5]~667_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[5]~26 .lut_mask = 16'hD580;
defparam \my_processor|dataA[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \my_processor|dataB[5]~26 (
// Equation(s):
// \my_processor|dataB[5]~26_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegB[5]~550_combout  & 
// \my_processor|checker|isBex~combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_regfile|data_readRegB[5]~550_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[5]~26 .lut_mask = 16'hD888;
defparam \my_processor|dataB[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \my_processor|data[4]~50 (
// Equation(s):
// \my_processor|data[4]~50_combout  = (((\my_regfile|data_readRegA[4]~690_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[4]~690_combout ),
	.cin(gnd),
	.combout(\my_processor|data[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[4]~50 .lut_mask = 16'hFF7F;
defparam \my_processor|data[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~0 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~0_combout  = (\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~31_combout  $ (VCC))) # (!\my_processor|dataB[0]~31_combout  & (\my_processor|dataA[0]~31_combout  & VCC))
// \my_processor|getDmemAddr|Add0~1  = CARRY((\my_processor|dataB[0]~31_combout  & \my_processor|dataA[0]~31_combout ))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|dataA[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getDmemAddr|Add0~0_combout ),
	.cout(\my_processor|getDmemAddr|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|getDmemAddr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~2 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~2_combout  = (\my_processor|dataA[1]~30_combout  & ((\my_processor|dataB[1]~30_combout  & (\my_processor|getDmemAddr|Add0~1  & VCC)) # (!\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )))) # 
// (!\my_processor|dataA[1]~30_combout  & ((\my_processor|dataB[1]~30_combout  & (!\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataB[1]~30_combout  & ((\my_processor|getDmemAddr|Add0~1 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~3  = CARRY((\my_processor|dataA[1]~30_combout  & (!\my_processor|dataB[1]~30_combout  & !\my_processor|getDmemAddr|Add0~1 )) # (!\my_processor|dataA[1]~30_combout  & ((!\my_processor|getDmemAddr|Add0~1 ) # 
// (!\my_processor|dataB[1]~30_combout ))))

	.dataa(\my_processor|dataA[1]~30_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~1 ),
	.combout(\my_processor|getDmemAddr|Add0~2_combout ),
	.cout(\my_processor|getDmemAddr|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \my_processor|dataA[2]~29 (
// Equation(s):
// \my_processor|dataA[2]~29_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[2]~610_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[2]~733_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[2]~610_combout ),
	.datad(\my_regfile|data_readRegA[2]~733_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[2]~29 .lut_mask = 16'hB380;
defparam \my_processor|dataA[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~4 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~4_combout  = ((\my_processor|dataA[2]~29_combout  $ (\my_processor|dataB[2]~29_combout  $ (!\my_processor|getDmemAddr|Add0~3 )))) # (GND)
// \my_processor|getDmemAddr|Add0~5  = CARRY((\my_processor|dataA[2]~29_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|getDmemAddr|Add0~3 ))) # (!\my_processor|dataA[2]~29_combout  & (\my_processor|dataB[2]~29_combout  & 
// !\my_processor|getDmemAddr|Add0~3 )))

	.dataa(\my_processor|dataA[2]~29_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~3 ),
	.combout(\my_processor|getDmemAddr|Add0~4_combout ),
	.cout(\my_processor|getDmemAddr|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~588 (
// Equation(s):
// \my_regfile|data_readRegB[3]~588_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [3]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [3] & !\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~588 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~589 (
// Equation(s):
// \my_regfile|data_readRegB[3]~589_combout  = (\my_regfile|data_readRegB[3]~588_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [3]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[3]~588_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [3] & (\my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|data_readRegB[3]~588_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~589 .lut_mask = 16'hEA4A;
defparam \my_regfile|data_readRegB[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N9
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~571 (
// Equation(s):
// \my_regfile|data_readRegB[3]~571_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [3]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [3]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~571 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[3]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~572 (
// Equation(s):
// \my_regfile|data_readRegB[3]~572_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[3]~571_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [3])) # (!\my_regfile|data_readRegB[3]~571_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [3]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[3]~571_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datad(\my_regfile|data_readRegB[3]~571_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~572 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[3]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~573 (
// Equation(s):
// \my_regfile|data_readRegB[3]~573_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [3])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [3])))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~573 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[3]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~574 (
// Equation(s):
// \my_regfile|data_readRegB[3]~574_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[3]~573_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [3]))) # (!\my_regfile|data_readRegB[3]~573_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [3])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[3]~573_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|data_readRegB[3]~573_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~574 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[3]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~575 (
// Equation(s):
// \my_regfile|data_readRegB[3]~575_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [3]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [3]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~575 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[3]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~576 (
// Equation(s):
// \my_regfile|data_readRegB[3]~576_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[3]~575_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [3])) # (!\my_regfile|data_readRegB[3]~575_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [3]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|data_readRegB[3]~575_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|data_readRegB[3]~575_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~576 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[3]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~577 (
// Equation(s):
// \my_regfile|data_readRegB[3]~577_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[3]~574_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[3]~576_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[3]~574_combout ),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[3]~576_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~577 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[3]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~578 (
// Equation(s):
// \my_regfile|data_readRegB[3]~578_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [3]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [3]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~578 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[3]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~579 (
// Equation(s):
// \my_regfile|data_readRegB[3]~579_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[3]~578_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]))) # (!\my_regfile|data_readRegB[3]~578_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [3])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[3]~578_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|data_readRegB[3]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~579 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[3]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~580 (
// Equation(s):
// \my_regfile|data_readRegB[3]~580_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[3]~577_combout  & ((\my_regfile|data_readRegB[3]~579_combout ))) # (!\my_regfile|data_readRegB[3]~577_combout  & 
// (\my_regfile|data_readRegB[3]~572_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[3]~577_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[3]~572_combout ),
	.datac(\my_regfile|data_readRegB[3]~577_combout ),
	.datad(\my_regfile|data_readRegB[3]~579_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~580 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[3]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N15
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~581 (
// Equation(s):
// \my_regfile|data_readRegB[3]~581_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [3])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [3])))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~581 .lut_mask = 16'hFA0C;
defparam \my_regfile|data_readRegB[3]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~582 (
// Equation(s):
// \my_regfile|data_readRegB[3]~582_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[3]~581_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]))) # (!\my_regfile|data_readRegB[3]~581_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [3])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[3]~581_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[3]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~582 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[3]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y29_N9
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout  = \my_processor|data_writeReg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [3]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~583 (
// Equation(s):
// \my_regfile|data_readRegB[3]~583_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [3]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [3]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~583 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~584 (
// Equation(s):
// \my_regfile|data_readRegB[3]~584_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[3]~583_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [3])) # (!\my_regfile|data_readRegB[3]~583_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [3]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[3]~583_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datad(\my_regfile|data_readRegB[3]~583_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~584 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[3]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~585 (
// Equation(s):
// \my_regfile|data_readRegB[3]~585_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[3]~584_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [3]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[3]~584_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~585 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[3]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~586 (
// Equation(s):
// \my_regfile|data_readRegB[3]~586_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[3]~585_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [3])) # (!\my_regfile|data_readRegB[3]~585_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [3]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[3]~585_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datad(\my_regfile|data_readRegB[3]~585_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~586 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[3]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~587 (
// Equation(s):
// \my_regfile|data_readRegB[3]~587_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[3]~582_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((!\my_regfile|data_readRegB[31]~16_combout  & \my_regfile|data_readRegB[3]~586_combout ))))

	.dataa(\my_regfile|data_readRegB[3]~582_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[3]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~587 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[3]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[3]~590 (
// Equation(s):
// \my_regfile|data_readRegB[3]~590_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[3]~587_combout  & (\my_regfile|data_readRegB[3]~589_combout )) # (!\my_regfile|data_readRegB[3]~587_combout  & 
// ((\my_regfile|data_readRegB[3]~580_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[3]~587_combout ))))

	.dataa(\my_regfile|data_readRegB[3]~589_combout ),
	.datab(\my_regfile|data_readRegB[3]~580_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[3]~587_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[3]~590 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \my_processor|dataB[3]~28 (
// Equation(s):
// \my_processor|dataB[3]~28_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [3])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[3]~590_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_regfile|data_readRegB[3]~590_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[3]~28 .lut_mask = 16'hE2C0;
defparam \my_processor|dataB[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \my_processor|dataA[3]~28 (
// Equation(s):
// \my_processor|dataA[3]~28_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[3]~590_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[3]~712_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[3]~712_combout ),
	.datad(\my_regfile|data_readRegB[3]~590_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[3]~28 .lut_mask = 16'hD850;
defparam \my_processor|dataA[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~6 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~6_combout  = (\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~28_combout  & (\my_processor|getDmemAddr|Add0~5  & VCC)) # (!\my_processor|dataA[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )))) # 
// (!\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~28_combout  & (!\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataA[3]~28_combout  & ((\my_processor|getDmemAddr|Add0~5 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~7  = CARRY((\my_processor|dataB[3]~28_combout  & (!\my_processor|dataA[3]~28_combout  & !\my_processor|getDmemAddr|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((!\my_processor|getDmemAddr|Add0~5 ) # 
// (!\my_processor|dataA[3]~28_combout ))))

	.dataa(\my_processor|dataB[3]~28_combout ),
	.datab(\my_processor|dataA[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~5 ),
	.combout(\my_processor|getDmemAddr|Add0~6_combout ),
	.cout(\my_processor|getDmemAddr|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \my_processor|dataB[4]~27 (
// Equation(s):
// \my_processor|dataB[4]~27_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[4]~570_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegB[4]~570_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[4]~27 .lut_mask = 16'hB888;
defparam \my_processor|dataB[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~8 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~8_combout  = ((\my_processor|dataA[4]~27_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|getDmemAddr|Add0~7 )))) # (GND)
// \my_processor|getDmemAddr|Add0~9  = CARRY((\my_processor|dataA[4]~27_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|getDmemAddr|Add0~7 ))) # (!\my_processor|dataA[4]~27_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|getDmemAddr|Add0~7 )))

	.dataa(\my_processor|dataA[4]~27_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~7 ),
	.combout(\my_processor|getDmemAddr|Add0~8_combout ),
	.cout(\my_processor|getDmemAddr|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~10 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~26_combout  & (\my_processor|getDmemAddr|Add0~9  & VCC)) # (!\my_processor|dataA[5]~26_combout  & (!\my_processor|getDmemAddr|Add0~9 )))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~26_combout  & (!\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataA[5]~26_combout  & ((\my_processor|getDmemAddr|Add0~9 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~11  = CARRY((\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~26_combout  & !\my_processor|getDmemAddr|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((!\my_processor|getDmemAddr|Add0~9 ) # 
// (!\my_processor|dataA[5]~26_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~9 ),
	.combout(\my_processor|getDmemAddr|Add0~10_combout ),
	.cout(\my_processor|getDmemAddr|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~12 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~25_combout  $ (!\my_processor|getDmemAddr|Add0~11 )))) # (GND)
// \my_processor|getDmemAddr|Add0~13  = CARRY((\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~25_combout ) # (!\my_processor|getDmemAddr|Add0~11 ))) # (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~25_combout  & 
// !\my_processor|getDmemAddr|Add0~11 )))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~11 ),
	.combout(\my_processor|getDmemAddr|Add0~12_combout ),
	.cout(\my_processor|getDmemAddr|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~14 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~24_combout  & (\my_processor|getDmemAddr|Add0~13  & VCC)) # (!\my_processor|dataA[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~24_combout  & (!\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataA[7]~24_combout  & ((\my_processor|getDmemAddr|Add0~13 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~15  = CARRY((\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~24_combout  & !\my_processor|getDmemAddr|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((!\my_processor|getDmemAddr|Add0~13 ) # 
// (!\my_processor|dataA[7]~24_combout ))))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~13 ),
	.combout(\my_processor|getDmemAddr|Add0~14_combout ),
	.cout(\my_processor|getDmemAddr|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~16 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~16_combout  = ((\my_processor|dataA[8]~23_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|getDmemAddr|Add0~15 )))) # (GND)
// \my_processor|getDmemAddr|Add0~17  = CARRY((\my_processor|dataA[8]~23_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|getDmemAddr|Add0~15 ))) # (!\my_processor|dataA[8]~23_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|getDmemAddr|Add0~15 )))

	.dataa(\my_processor|dataA[8]~23_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~15 ),
	.combout(\my_processor|getDmemAddr|Add0~16_combout ),
	.cout(\my_processor|getDmemAddr|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~18 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~18_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~22_combout  & (\my_processor|getDmemAddr|Add0~17  & VCC)) # (!\my_processor|dataA[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )))) # 
// (!\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~22_combout  & (!\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataA[9]~22_combout  & ((\my_processor|getDmemAddr|Add0~17 ) # (GND)))))
// \my_processor|getDmemAddr|Add0~19  = CARRY((\my_processor|dataB[9]~22_combout  & (!\my_processor|dataA[9]~22_combout  & !\my_processor|getDmemAddr|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((!\my_processor|getDmemAddr|Add0~17 ) # 
// (!\my_processor|dataA[9]~22_combout ))))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|dataA[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~17 ),
	.combout(\my_processor|getDmemAddr|Add0~18_combout ),
	.cout(\my_processor|getDmemAddr|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|getDmemAddr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~20 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~20_combout  = ((\my_processor|dataB[10]~21_combout  $ (\my_processor|dataA[10]~21_combout  $ (!\my_processor|getDmemAddr|Add0~19 )))) # (GND)
// \my_processor|getDmemAddr|Add0~21  = CARRY((\my_processor|dataB[10]~21_combout  & ((\my_processor|dataA[10]~21_combout ) # (!\my_processor|getDmemAddr|Add0~19 ))) # (!\my_processor|dataB[10]~21_combout  & (\my_processor|dataA[10]~21_combout  & 
// !\my_processor|getDmemAddr|Add0~19 )))

	.dataa(\my_processor|dataB[10]~21_combout ),
	.datab(\my_processor|dataA[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getDmemAddr|Add0~19 ),
	.combout(\my_processor|getDmemAddr|Add0~20_combout ),
	.cout(\my_processor|getDmemAddr|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|getDmemAddr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \my_processor|getDmemAddr|Add0~22 (
// Equation(s):
// \my_processor|getDmemAddr|Add0~22_combout  = \my_processor|dataB[11]~20_combout  $ (\my_processor|getDmemAddr|Add0~21  $ (\my_processor|dataA[11]~20_combout ))

	.dataa(\my_processor|dataB[11]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataA[11]~20_combout ),
	.cin(\my_processor|getDmemAddr|Add0~21 ),
	.combout(\my_processor|getDmemAddr|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getDmemAddr|Add0~22 .lut_mask = 16'hA55A;
defparam \my_processor|getDmemAddr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \my_processor|data[5]~51 (
// Equation(s):
// \my_processor|data[5]~51_combout  = (((\my_regfile|data_readRegA[5]~667_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[5]~667_combout ),
	.cin(gnd),
	.combout(\my_processor|data[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[5]~51 .lut_mask = 16'hFF7F;
defparam \my_processor|data[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[5]~51_combout ,\my_processor|data[4]~50_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[4]~78 (
// Equation(s):
// \my_processor|data_writeReg[4]~78_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4])) # (!\my_processor|checker|isSetx~1_combout  & 
// ((\my_processor|getNPC|Add0~8_combout )))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_processor|getNPC|Add0~8_combout ),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~78 .lut_mask = 16'h00D8;
defparam \my_processor|data_writeReg[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[26]~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~7_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[24]~7_combout ),
	.datad(\my_processor|dataA[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~6 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~6_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftRight0~5_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~7 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[22]~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[20]~11_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[22]~9_combout ),
	.datad(\my_processor|dataA[20]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~10 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~10_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~9_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~11 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~11_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~78 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~3 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[30]~1_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[28]~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[30]~1_combout ),
	.datad(\my_processor|dataA[28]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~3 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~2 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[31]~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[29]~2_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[29]~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~2 .lut_mask = 16'hA808;
defparam \my_processor|ALUOper|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~4 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~4_combout  = (\my_processor|ALUOper|ShiftRight0~2_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~3_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~4 .lut_mask = 16'hFF44;
defparam \my_processor|ALUOper|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [9] & ((\my_processor|ALUOper|ShiftRight0~4_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~77 .lut_mask = 16'h8A80;
defparam \my_processor|ALUOper|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~79_combout  = (\my_processor|ALUOper|ShiftRight0~77_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftRight0~78_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~79 .lut_mask = 16'hFF30;
defparam \my_processor|ALUOper|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \my_processor|data_writeReg[4]~87 (
// Equation(s):
// \my_processor|data_writeReg[4]~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~87 .lut_mask = 16'hFFAA;
defparam \my_processor|data_writeReg[4]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[4]~88 (
// Equation(s):
// \my_processor|data_writeReg[4]~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~88 .lut_mask = 16'hFF0C;
defparam \my_processor|data_writeReg[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[7]~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[6]~25_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[7]~24_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[6]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~24 .lut_mask = 16'hD080;
defparam \my_processor|ALUOper|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[5]~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[4]~27_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[4]~27_combout ),
	.datad(\my_processor|dataA[5]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~25 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~26_combout  = (\my_processor|ALUOper|ShiftRight0~24_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~25_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|ALUOper|ShiftRight0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~26 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[11]~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~22_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[11]~20_combout ),
	.datad(\my_processor|dataA[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~20 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~21_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~21_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~23_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[8]~23_combout ),
	.datad(\my_processor|dataA[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~21 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~20_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~21_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~22 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~89 (
// Equation(s):
// \my_processor|data_writeReg[4]~89_combout  = (\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # ((\my_processor|ALUOper|ShiftRight0~22_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & 
// (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|ShiftRight0~26_combout )))

	.dataa(\my_processor|data_writeReg[4]~88_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~89 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[16]~200 (
// Equation(s):
// \my_processor|data_writeReg[16]~200_combout  = (\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isSetx~1_combout  & ((\my_processor|getNPC|Add0~32_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isSetx~1_combout ),
	.datad(\my_processor|getNPC|Add0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~200 .lut_mask = 16'hCFC0;
defparam \my_processor|data_writeReg[16]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~328 (
// Equation(s):
// \my_regfile|data_readRegB[16]~328_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [16] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~328 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[16]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~329 (
// Equation(s):
// \my_regfile|data_readRegB[16]~329_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[16]~328_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~328_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [16]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[16]~328_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~328_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~329 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[16]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N5
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~311 (
// Equation(s):
// \my_regfile|data_readRegB[16]~311_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [16]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [16]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~311 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[16]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~312 (
// Equation(s):
// \my_regfile|data_readRegB[16]~312_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[16]~311_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~311_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [16]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[16]~311_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~312 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[16]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~201_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~315 (
// Equation(s):
// \my_regfile|data_readRegB[16]~315_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [16]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[18].dffei|q [16] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~315 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[16]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~316 (
// Equation(s):
// \my_regfile|data_readRegB[16]~316_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[16]~315_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~315_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [16]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[16]~315_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~315_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~316 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[16]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[2].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~317 (
// Equation(s):
// \my_regfile|data_readRegB[16]~317_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [16])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [16])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~317 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[16]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~318 (
// Equation(s):
// \my_regfile|data_readRegB[16]~318_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[16]~317_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~317_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [16]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[16]~317_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~318 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[16]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~319 (
// Equation(s):
// \my_regfile|data_readRegB[16]~319_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[16]~316_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[16]~318_combout )))))

	.dataa(\my_regfile|data_readRegB[16]~316_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[16]~318_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~319 .lut_mask = 16'hE3E0;
defparam \my_regfile|data_readRegB[16]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~320 (
// Equation(s):
// \my_regfile|data_readRegB[16]~320_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [16]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [16] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~320 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[16]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~321 (
// Equation(s):
// \my_regfile|data_readRegB[16]~321_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[16]~320_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~320_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [16]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[16]~320_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~320_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~321 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[16]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N3
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[16]~201_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~313 (
// Equation(s):
// \my_regfile|data_readRegB[16]~313_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [16])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [16])))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~313 .lut_mask = 16'hFA0C;
defparam \my_regfile|data_readRegB[16]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~314 (
// Equation(s):
// \my_regfile|data_readRegB[16]~314_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[16]~313_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~313_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [16]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[16]~313_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~313_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~314 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[16]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~322 (
// Equation(s):
// \my_regfile|data_readRegB[16]~322_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[16]~319_combout  & (\my_regfile|data_readRegB[16]~321_combout )) # (!\my_regfile|data_readRegB[16]~319_combout  & 
// ((\my_regfile|data_readRegB[16]~314_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[16]~319_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[16]~319_combout ),
	.datac(\my_regfile|data_readRegB[16]~321_combout ),
	.datad(\my_regfile|data_readRegB[16]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~322 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[16]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder_combout  = \my_processor|data_writeReg[16]~201_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[16]~201_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~323 (
// Equation(s):
// \my_regfile|data_readRegB[16]~323_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [16]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[4].dffei|q [16] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~323_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~323 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[16]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~324 (
// Equation(s):
// \my_regfile|data_readRegB[16]~324_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[16]~323_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~323_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [16]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[16]~323_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~323_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~324_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~324 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[16]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~325 (
// Equation(s):
// \my_regfile|data_readRegB[16]~325_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[31]~24_combout ) # ((\my_regfile|data_readRegB[16]~324_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (!\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [16])))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~324_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~325 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[16]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~326 (
// Equation(s):
// \my_regfile|data_readRegB[16]~326_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[16]~325_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [16])) # (!\my_regfile|data_readRegB[16]~325_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [16]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[16]~325_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|data_readRegB[16]~325_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~326_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~326 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[16]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~327 (
// Equation(s):
// \my_regfile|data_readRegB[16]~327_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// (\my_regfile|data_readRegB[16]~322_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[16]~326_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[16]~322_combout ),
	.datad(\my_regfile|data_readRegB[16]~326_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~327 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[16]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[16]~330 (
// Equation(s):
// \my_regfile|data_readRegB[16]~330_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[16]~327_combout  & (\my_regfile|data_readRegB[16]~329_combout )) # (!\my_regfile|data_readRegB[16]~327_combout  & 
// ((\my_regfile|data_readRegB[16]~312_combout ))))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[16]~327_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[16]~329_combout ),
	.datac(\my_regfile|data_readRegB[16]~312_combout ),
	.datad(\my_regfile|data_readRegB[16]~327_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[16]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[16]~330 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[16]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_processor|dataB[16]~15 (
// Equation(s):
// \my_processor|dataB[16]~15_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[16]~330_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegB[16]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[16]~15 .lut_mask = 16'hD888;
defparam \my_processor|dataB[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N2
cycloneive_lcell_comb \my_processor|data_writeReg[16]~194 (
// Equation(s):
// \my_processor|data_writeReg[16]~194_combout  = (\my_processor|dataB[16]~15_combout  & ((\my_processor|data_writeReg[4]~81_combout ) # ((\my_processor|dataA[16]~15_combout  & \my_processor|data_writeReg[3]~63_combout )))) # 
// (!\my_processor|dataB[16]~15_combout  & (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataA[16]~15_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataA[16]~15_combout ),
	.datad(\my_processor|data_writeReg[3]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~194 .lut_mask = 16'hE8CC;
defparam \my_processor|data_writeReg[16]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~28 (
// Equation(s):
// \my_processor|ALUOper|Add1~28_combout  = ((\my_processor|dataA[14]~17_combout  $ (\my_processor|dataB[14]~17_combout  $ (\my_processor|ALUOper|Add1~27 )))) # (GND)
// \my_processor|ALUOper|Add1~29  = CARRY((\my_processor|dataA[14]~17_combout  & ((!\my_processor|ALUOper|Add1~27 ) # (!\my_processor|dataB[14]~17_combout ))) # (!\my_processor|dataA[14]~17_combout  & (!\my_processor|dataB[14]~17_combout  & 
// !\my_processor|ALUOper|Add1~27 )))

	.dataa(\my_processor|dataA[14]~17_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~27 ),
	.combout(\my_processor|ALUOper|Add1~28_combout ),
	.cout(\my_processor|ALUOper|Add1~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~28 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~30 (
// Equation(s):
// \my_processor|ALUOper|Add1~30_combout  = (\my_processor|dataA[15]~16_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add1~29  & VCC)))) # 
// (!\my_processor|dataA[15]~16_combout  & ((\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add1~29 ) # (GND))) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add1~29 ))))
// \my_processor|ALUOper|Add1~31  = CARRY((\my_processor|dataA[15]~16_combout  & (\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add1~29 )) # (!\my_processor|dataA[15]~16_combout  & ((\my_processor|dataB[15]~16_combout ) # 
// (!\my_processor|ALUOper|Add1~29 ))))

	.dataa(\my_processor|dataA[15]~16_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~29 ),
	.combout(\my_processor|ALUOper|Add1~30_combout ),
	.cout(\my_processor|ALUOper|Add1~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~30 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~32 (
// Equation(s):
// \my_processor|ALUOper|Add1~32_combout  = ((\my_processor|dataB[16]~15_combout  $ (\my_processor|dataA[16]~15_combout  $ (\my_processor|ALUOper|Add1~31 )))) # (GND)
// \my_processor|ALUOper|Add1~33  = CARRY((\my_processor|dataB[16]~15_combout  & (\my_processor|dataA[16]~15_combout  & !\my_processor|ALUOper|Add1~31 )) # (!\my_processor|dataB[16]~15_combout  & ((\my_processor|dataA[16]~15_combout ) # 
// (!\my_processor|ALUOper|Add1~31 ))))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|dataA[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~31 ),
	.combout(\my_processor|ALUOper|Add1~32_combout ),
	.cout(\my_processor|ALUOper|Add1~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~32 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~4_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~7_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~8 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~11_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~14_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~15 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~15_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~16 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[17]~190 (
// Equation(s):
// \my_processor|data_writeReg[17]~190_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|aulOper[1]~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|aulOper[1]~1_combout  & 
// ((\my_processor|checker|isAddi~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|checker|isAddi~combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~190 .lut_mask = 16'hEEFC;
defparam \my_processor|data_writeReg[17]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[17]~191 (
// Equation(s):
// \my_processor|data_writeReg[17]~191_combout  = (\my_processor|aulOper[0]~2_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_imem|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~191 .lut_mask = 16'hBBAA;
defparam \my_processor|data_writeReg[17]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~9 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~9_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[5]~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~24_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~24_combout ),
	.datad(\my_processor|dataA[5]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~9 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[8]~23_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[6]~25_combout ),
	.datad(\my_processor|dataA[8]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~48 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~9_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~48_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~49 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[2]~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~27_combout )))

	.dataa(\my_processor|dataA[2]~29_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_processor|dataA[4]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~36 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~35 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[1]~30_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] 
// & ((\my_processor|dataA[3]~28_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|dataA[3]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~35 .lut_mask = 16'hA280;
defparam \my_processor|ALUOper|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~37_combout  = (\my_processor|ALUOper|ShiftLeft0~35_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~36_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~37 .lut_mask = 16'hFF44;
defparam \my_processor|ALUOper|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~37_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~49_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~50 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~17_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~15_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[14]~17_combout ),
	.datad(\my_processor|dataA[16]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~75 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~16 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~16_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~16_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[13]~18_combout ),
	.datad(\my_processor|dataA[15]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~16 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~75_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~76 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~19_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[10]~21_combout ),
	.datac(\my_processor|dataA[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~61 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[9]~22_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~20_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[9]~22_combout ),
	.datac(\my_processor|dataA[11]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~13 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~61_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~62 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~77 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~77_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~62_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~76_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~77 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \my_processor|data_writeReg[16]~192 (
// Equation(s):
// \my_processor|data_writeReg[16]~192_combout  = (\my_processor|data_writeReg[17]~190_combout  & (\my_processor|data_writeReg[17]~191_combout )) # (!\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[17]~191_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~50_combout )) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|ALUOper|ShiftLeft0~77_combout )))))

	.dataa(\my_processor|data_writeReg[17]~190_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~192 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[16]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~30 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~30_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & !\my_imem|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~30 .lut_mask = 16'h000F;
defparam \my_processor|ALUOper|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~74_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~30_combout  & \my_processor|dataA[0]~31_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~74 .lut_mask = 16'h1000;
defparam \my_processor|ALUOper|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[16]~193 (
// Equation(s):
// \my_processor|data_writeReg[16]~193_combout  = (\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[16]~192_combout  & (\my_processor|ALUOper|ShiftRight0~16_combout )) # (!\my_processor|data_writeReg[16]~192_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~74_combout ))))) # (!\my_processor|data_writeReg[17]~190_combout  & (((\my_processor|data_writeReg[16]~192_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datab(\my_processor|data_writeReg[17]~190_combout ),
	.datac(\my_processor|data_writeReg[16]~192_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~193 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[16]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \my_processor|data_writeReg[16]~195 (
// Equation(s):
// \my_processor|data_writeReg[16]~195_combout  = (\my_processor|data_writeReg[16]~194_combout  & ((\my_processor|data_writeReg[3]~63_combout ) # ((\my_processor|data_writeReg[16]~193_combout )))) # (!\my_processor|data_writeReg[16]~194_combout  & 
// (!\my_processor|data_writeReg[3]~63_combout  & (\my_processor|ALUOper|Add1~32_combout )))

	.dataa(\my_processor|data_writeReg[16]~194_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|ALUOper|Add1~32_combout ),
	.datad(\my_processor|data_writeReg[16]~193_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~195 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[16]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \my_processor|data_writeReg[4]~327 (
// Equation(s):
// \my_processor|data_writeReg[4]~327_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[3]~64_combout ) # ((\my_processor|data_writeReg[31]~41_combout ) # (!\my_processor|ALUOper|Decoder0~0_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[3]~64_combout ),
	.datac(\my_processor|ALUOper|Decoder0~0_combout ),
	.datad(\my_processor|data_writeReg[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~327_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~327 .lut_mask = 16'hFFEF;
defparam \my_processor|data_writeReg[4]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~30 (
// Equation(s):
// \my_processor|ALUOper|Add0~30_combout  = (\my_processor|dataA[15]~16_combout  & ((\my_processor|dataB[15]~16_combout  & (\my_processor|ALUOper|Add0~29  & VCC)) # (!\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add0~29 )))) # 
// (!\my_processor|dataA[15]~16_combout  & ((\my_processor|dataB[15]~16_combout  & (!\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataB[15]~16_combout  & ((\my_processor|ALUOper|Add0~29 ) # (GND)))))
// \my_processor|ALUOper|Add0~31  = CARRY((\my_processor|dataA[15]~16_combout  & (!\my_processor|dataB[15]~16_combout  & !\my_processor|ALUOper|Add0~29 )) # (!\my_processor|dataA[15]~16_combout  & ((!\my_processor|ALUOper|Add0~29 ) # 
// (!\my_processor|dataB[15]~16_combout ))))

	.dataa(\my_processor|dataA[15]~16_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~29 ),
	.combout(\my_processor|ALUOper|Add0~30_combout ),
	.cout(\my_processor|ALUOper|Add0~31 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~32 (
// Equation(s):
// \my_processor|ALUOper|Add0~32_combout  = ((\my_processor|dataA[16]~15_combout  $ (\my_processor|dataB[16]~15_combout  $ (!\my_processor|ALUOper|Add0~31 )))) # (GND)
// \my_processor|ALUOper|Add0~33  = CARRY((\my_processor|dataA[16]~15_combout  & ((\my_processor|dataB[16]~15_combout ) # (!\my_processor|ALUOper|Add0~31 ))) # (!\my_processor|dataA[16]~15_combout  & (\my_processor|dataB[16]~15_combout  & 
// !\my_processor|ALUOper|Add0~31 )))

	.dataa(\my_processor|dataA[16]~15_combout ),
	.datab(\my_processor|dataB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~31 ),
	.combout(\my_processor|ALUOper|Add0~32_combout ),
	.cout(\my_processor|ALUOper|Add0~33 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~84 (
// Equation(s):
// \my_processor|data_writeReg[4]~84_combout  = (!\my_processor|data_writeReg[3]~64_combout  & (\my_processor|aulOper[0]~2_combout  & (\my_processor|aulOper[2]~4_combout  & \my_processor|ALUOper|Decoder0~0_combout )))

	.dataa(\my_processor|data_writeReg[3]~64_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|aulOper[2]~4_combout ),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~84 .lut_mask = 16'h4000;
defparam \my_processor|data_writeReg[4]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[17]~196 (
// Equation(s):
// \my_processor|data_writeReg[17]~196_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[4]~84_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11] & !\my_processor|data_writeReg[31]~41_combout )))

	.dataa(\my_processor|data_writeReg[4]~84_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~196 .lut_mask = 16'hF0F8;
defparam \my_processor|data_writeReg[17]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \my_processor|data[16]~55 (
// Equation(s):
// \my_processor|data[16]~55_combout  = (((\my_regfile|data_readRegA[16]~424_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[16]~424_combout ),
	.cin(gnd),
	.combout(\my_processor|data[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[16]~55 .lut_mask = 16'hFF7F;
defparam \my_processor|data[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \my_processor|data[17]~56 (
// Equation(s):
// \my_processor|data[17]~56_combout  = (((\my_regfile|data_readRegA[17]~402_combout ) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_processor|checker|isJr~4_combout ),
	.datad(\my_regfile|data_readRegA[17]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|data[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[17]~56 .lut_mask = 16'hFF7F;
defparam \my_processor|data[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[17]~56_combout ,\my_processor|data[16]~55_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[17]~197 (
// Equation(s):
// \my_processor|data_writeReg[17]~197_combout  = (\my_processor|data_writeReg[31]~41_combout  & (((\my_processor|data_writeReg[17]~196_combout )))) # (!\my_processor|data_writeReg[31]~41_combout  & ((\my_processor|checker|isLw~combout ) # 
// ((!\my_processor|data_writeReg[3]~79_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[31]~41_combout ),
	.datac(\my_processor|data_writeReg[3]~79_combout ),
	.datad(\my_processor|data_writeReg[17]~196_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~197 .lut_mask = 16'hEF23;
defparam \my_processor|data_writeReg[17]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \my_processor|data_writeReg[16]~198 (
// Equation(s):
// \my_processor|data_writeReg[16]~198_combout  = (\my_processor|data_writeReg[17]~196_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|data_writeReg[17]~197_combout )))) # (!\my_processor|data_writeReg[17]~196_combout  
// & (\my_processor|ALUOper|Add0~32_combout  & ((\my_processor|data_writeReg[17]~197_combout ))))

	.dataa(\my_processor|ALUOper|Add0~32_combout ),
	.datab(\my_processor|data_writeReg[17]~196_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~198 .lut_mask = 16'hE2CC;
defparam \my_processor|data_writeReg[16]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \my_processor|data_writeReg[16]~199 (
// Equation(s):
// \my_processor|data_writeReg[16]~199_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[16]~198_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[16]~198_combout  & 
// ((\my_processor|dataA[31]~0_combout ))) # (!\my_processor|data_writeReg[16]~198_combout  & (\my_processor|data_writeReg[16]~195_combout ))))

	.dataa(\my_processor|data_writeReg[16]~195_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[16]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~199 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[16]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \my_processor|data_writeReg[16]~201 (
// Equation(s):
// \my_processor|data_writeReg[16]~201_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[16]~199_combout ))) # (!\my_processor|data_writeReg[31]~323_combout  & (\my_processor|data_writeReg[16]~200_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[16]~200_combout ),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_processor|data_writeReg[16]~199_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[16]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[16]~201 .lut_mask = 16'hFC0C;
defparam \my_processor|data_writeReg[16]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[16]~201_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~412 (
// Equation(s):
// \my_regfile|data_readRegA[16]~412_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [16]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [16]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~412_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~412 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[16]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~410 (
// Equation(s):
// \my_regfile|data_readRegA[16]~410_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [16]) # ((\my_regfile|bca|bitcheck[10]~71_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [16] & 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [16]) # (\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~410 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[16]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~411 (
// Equation(s):
// \my_regfile|data_readRegA[16]~411_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [16]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~411_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~411 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[16]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~413 (
// Equation(s):
// \my_regfile|data_readRegA[16]~413_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [16])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [16]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~413_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~413 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[16]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~414 (
// Equation(s):
// \my_regfile|data_readRegA[16]~414_combout  = (\my_regfile|data_readRegA[16]~412_combout  & (\my_regfile|data_readRegA[16]~410_combout  & (\my_regfile|data_readRegA[16]~411_combout  & \my_regfile|data_readRegA[16]~413_combout )))

	.dataa(\my_regfile|data_readRegA[16]~412_combout ),
	.datab(\my_regfile|data_readRegA[16]~410_combout ),
	.datac(\my_regfile|data_readRegA[16]~411_combout ),
	.datad(\my_regfile|data_readRegA[16]~413_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~414_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~414 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~415 (
// Equation(s):
// \my_regfile|data_readRegA[16]~415_combout  = (\my_regfile|regWriteCheck_loop[20].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[19].dffei|q [16])) # (!\my_regfile|bca|bitcheck[19]~48_combout ))) # (!\my_regfile|regWriteCheck_loop[20].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[20]~47_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [16]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~415_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~415 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[16]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~416 (
// Equation(s):
// \my_regfile|data_readRegA[16]~416_combout  = ((\my_regfile|regWriteCheck_loop[21].dffei|q [16]) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_regfile|bca|bitcheck[1]~34_combout )

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~416_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~416 .lut_mask = 16'hF3FF;
defparam \my_regfile|data_readRegA[16]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~417 (
// Equation(s):
// \my_regfile|data_readRegA[16]~417_combout  = (\my_regfile|data_readRegA[16]~415_combout  & (\my_regfile|data_readRegA[16]~416_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [16]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|data_readRegA[16]~415_combout ),
	.datab(\my_regfile|data_readRegA[16]~416_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~417_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~417 .lut_mask = 16'h8880;
defparam \my_regfile|data_readRegA[16]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~418 (
// Equation(s):
// \my_regfile|data_readRegA[16]~418_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [16]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~418_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~418 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[16]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~419 (
// Equation(s):
// \my_regfile|data_readRegA[16]~419_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [16] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [16])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [16]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [16]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~419_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~419 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[16]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~420 (
// Equation(s):
// \my_regfile|data_readRegA[16]~420_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [16]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~420_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~420 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[16]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~421 (
// Equation(s):
// \my_regfile|data_readRegA[16]~421_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [16])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [16] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [16]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [16]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~421_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~421 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[16]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~422 (
// Equation(s):
// \my_regfile|data_readRegA[16]~422_combout  = (\my_regfile|data_readRegA[16]~420_combout  & (\my_regfile|data_readRegA[16]~421_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [16]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [16]),
	.datac(\my_regfile|data_readRegA[16]~420_combout ),
	.datad(\my_regfile|data_readRegA[16]~421_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~422_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~422 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[16]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~423 (
// Equation(s):
// \my_regfile|data_readRegA[16]~423_combout  = (\my_regfile|data_readRegA[16]~417_combout  & (\my_regfile|data_readRegA[16]~418_combout  & (\my_regfile|data_readRegA[16]~419_combout  & \my_regfile|data_readRegA[16]~422_combout )))

	.dataa(\my_regfile|data_readRegA[16]~417_combout ),
	.datab(\my_regfile|data_readRegA[16]~418_combout ),
	.datac(\my_regfile|data_readRegA[16]~419_combout ),
	.datad(\my_regfile|data_readRegA[16]~422_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~423_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~423 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~408 (
// Equation(s):
// \my_regfile|data_readRegA[16]~408_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [16]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [16]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~408 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[16]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~407 (
// Equation(s):
// \my_regfile|data_readRegA[16]~407_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [16] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [16]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [16] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [16]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [16]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~407 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[16]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~796 (
// Equation(s):
// \my_regfile|data_readRegA[16]~796_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [16]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [16]),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~796_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~796 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[16]~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~404 (
// Equation(s):
// \my_regfile|data_readRegA[16]~404_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [16])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [16])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [16]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~404 .lut_mask = 16'hDF8F;
defparam \my_regfile|data_readRegA[16]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~405 (
// Equation(s):
// \my_regfile|data_readRegA[16]~405_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [16]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [16]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~405 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[16]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~403 (
// Equation(s):
// \my_regfile|data_readRegA[16]~403_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [16]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [16]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [16]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [16]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~403 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[16]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~406 (
// Equation(s):
// \my_regfile|data_readRegA[16]~406_combout  = (\my_regfile|data_readRegA[16]~796_combout  & (\my_regfile|data_readRegA[16]~404_combout  & (\my_regfile|data_readRegA[16]~405_combout  & \my_regfile|data_readRegA[16]~403_combout )))

	.dataa(\my_regfile|data_readRegA[16]~796_combout ),
	.datab(\my_regfile|data_readRegA[16]~404_combout ),
	.datac(\my_regfile|data_readRegA[16]~405_combout ),
	.datad(\my_regfile|data_readRegA[16]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~406 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[16]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~409 (
// Equation(s):
// \my_regfile|data_readRegA[16]~409_combout  = (\my_regfile|data_readRegA[16]~408_combout  & (\my_regfile|data_readRegA[16]~407_combout  & \my_regfile|data_readRegA[16]~406_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[16]~408_combout ),
	.datac(\my_regfile|data_readRegA[16]~407_combout ),
	.datad(\my_regfile|data_readRegA[16]~406_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~409 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[16]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[16]~424 (
// Equation(s):
// \my_regfile|data_readRegA[16]~424_combout  = ((\my_regfile|data_readRegA[16]~414_combout  & (\my_regfile|data_readRegA[16]~423_combout  & \my_regfile|data_readRegA[16]~409_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[16]~414_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[16]~423_combout ),
	.datad(\my_regfile|data_readRegA[16]~409_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[16]~424_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[16]~424 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[16]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_processor|dataA[16]~15 (
// Equation(s):
// \my_processor|dataA[16]~15_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[16]~330_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[16]~424_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[16]~424_combout ),
	.datad(\my_regfile|data_readRegB[16]~330_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[16]~15 .lut_mask = 16'hD850;
defparam \my_processor|dataA[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~13 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~13_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~15_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[16]~15_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[18]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~13 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~12_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~13_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~14 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[14]~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[12]~19_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[12]~19_combout ),
	.datad(\my_processor|dataA[14]~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~18 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~16_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[13]~18_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[15]~16_combout ),
	.datad(\my_processor|dataA[13]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~17 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~18_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~19 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~76 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~76_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~19_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~76 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \my_processor|data_writeReg[4]~90 (
// Equation(s):
// \my_processor|data_writeReg[4]~90_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[4]~89_combout  & (\my_processor|ALUOper|ShiftRight0~79_combout )) # (!\my_processor|data_writeReg[4]~89_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~76_combout ))))) # (!\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|data_writeReg[4]~89_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|data_writeReg[4]~89_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~90 .lut_mask = 16'hBCB0;
defparam \my_processor|data_writeReg[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[4]~80 (
// Equation(s):
// \my_processor|data_writeReg[4]~80_combout  = (!\my_processor|data_writeReg[3]~63_combout  & ((!\my_processor|aulOper[2]~4_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[2]~4_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[3]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~80 .lut_mask = 16'h0077;
defparam \my_processor|data_writeReg[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~4 (
// Equation(s):
// \my_processor|ALUOper|Add1~4_combout  = ((\my_processor|dataA[2]~29_combout  $ (\my_processor|dataB[2]~29_combout  $ (\my_processor|ALUOper|Add1~3 )))) # (GND)
// \my_processor|ALUOper|Add1~5  = CARRY((\my_processor|dataA[2]~29_combout  & ((!\my_processor|ALUOper|Add1~3 ) # (!\my_processor|dataB[2]~29_combout ))) # (!\my_processor|dataA[2]~29_combout  & (!\my_processor|dataB[2]~29_combout  & 
// !\my_processor|ALUOper|Add1~3 )))

	.dataa(\my_processor|dataA[2]~29_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~3 ),
	.combout(\my_processor|ALUOper|Add1~4_combout ),
	.cout(\my_processor|ALUOper|Add1~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~4 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~6 (
// Equation(s):
// \my_processor|ALUOper|Add1~6_combout  = (\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~28_combout  & (!\my_processor|ALUOper|Add1~5 )) # (!\my_processor|dataA[3]~28_combout  & ((\my_processor|ALUOper|Add1~5 ) # (GND))))) # 
// (!\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~28_combout  & (\my_processor|ALUOper|Add1~5  & VCC)) # (!\my_processor|dataA[3]~28_combout  & (!\my_processor|ALUOper|Add1~5 ))))
// \my_processor|ALUOper|Add1~7  = CARRY((\my_processor|dataB[3]~28_combout  & ((!\my_processor|ALUOper|Add1~5 ) # (!\my_processor|dataA[3]~28_combout ))) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|dataA[3]~28_combout  & 
// !\my_processor|ALUOper|Add1~5 )))

	.dataa(\my_processor|dataB[3]~28_combout ),
	.datab(\my_processor|dataA[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~5 ),
	.combout(\my_processor|ALUOper|Add1~6_combout ),
	.cout(\my_processor|ALUOper|Add1~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~6 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~8 (
// Equation(s):
// \my_processor|ALUOper|Add1~8_combout  = ((\my_processor|dataB[4]~27_combout  $ (\my_processor|dataA[4]~27_combout  $ (\my_processor|ALUOper|Add1~7 )))) # (GND)
// \my_processor|ALUOper|Add1~9  = CARRY((\my_processor|dataB[4]~27_combout  & (\my_processor|dataA[4]~27_combout  & !\my_processor|ALUOper|Add1~7 )) # (!\my_processor|dataB[4]~27_combout  & ((\my_processor|dataA[4]~27_combout ) # 
// (!\my_processor|ALUOper|Add1~7 ))))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|dataA[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~7 ),
	.combout(\my_processor|ALUOper|Add1~8_combout ),
	.cout(\my_processor|ALUOper|Add1~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~8 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~31 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~31_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_imem|altsyncram_component|auto_generated|q_a [7])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~31 .lut_mask = 16'h0033;
defparam \my_processor|ALUOper|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[0]~31_combout  & (\my_processor|ALUOper|ShiftLeft0~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|ALUOper|ShiftLeft0~37_combout ))))

	.dataa(\my_processor|dataA[0]~31_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~37_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~38 .lut_mask = 16'h88F0;
defparam \my_processor|ALUOper|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~39_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~39 .lut_mask = 16'h0F00;
defparam \my_processor|ALUOper|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[4]~82 (
// Equation(s):
// \my_processor|data_writeReg[4]~82_combout  = (\my_processor|data_writeReg[4]~80_combout  & ((\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|ALUOper|ShiftLeft0~39_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (\my_processor|ALUOper|Add1~8_combout )))) # (!\my_processor|data_writeReg[4]~80_combout  & (!\my_processor|data_writeReg[4]~81_combout ))

	.dataa(\my_processor|data_writeReg[4]~80_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~8_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~82 .lut_mask = 16'hB931;
defparam \my_processor|data_writeReg[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[4]~83 (
// Equation(s):
// \my_processor|data_writeReg[4]~83_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataA[4]~27_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|data_writeReg[4]~82_combout ))) # (!\my_processor|dataA[4]~27_combout 
//  & (\my_processor|dataB[4]~27_combout  & !\my_processor|data_writeReg[4]~82_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[4]~82_combout ))))

	.dataa(\my_processor|dataA[4]~27_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|dataB[4]~27_combout ),
	.datad(\my_processor|data_writeReg[4]~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~83 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~4 (
// Equation(s):
// \my_processor|ALUOper|Add0~4_combout  = ((\my_processor|dataB[2]~29_combout  $ (\my_processor|dataA[2]~29_combout  $ (!\my_processor|ALUOper|Add0~3 )))) # (GND)
// \my_processor|ALUOper|Add0~5  = CARRY((\my_processor|dataB[2]~29_combout  & ((\my_processor|dataA[2]~29_combout ) # (!\my_processor|ALUOper|Add0~3 ))) # (!\my_processor|dataB[2]~29_combout  & (\my_processor|dataA[2]~29_combout  & 
// !\my_processor|ALUOper|Add0~3 )))

	.dataa(\my_processor|dataB[2]~29_combout ),
	.datab(\my_processor|dataA[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~3 ),
	.combout(\my_processor|ALUOper|Add0~4_combout ),
	.cout(\my_processor|ALUOper|Add0~5 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~6 (
// Equation(s):
// \my_processor|ALUOper|Add0~6_combout  = (\my_processor|dataA[3]~28_combout  & ((\my_processor|dataB[3]~28_combout  & (\my_processor|ALUOper|Add0~5  & VCC)) # (!\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )))) # 
// (!\my_processor|dataA[3]~28_combout  & ((\my_processor|dataB[3]~28_combout  & (!\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|ALUOper|Add0~5 ) # (GND)))))
// \my_processor|ALUOper|Add0~7  = CARRY((\my_processor|dataA[3]~28_combout  & (!\my_processor|dataB[3]~28_combout  & !\my_processor|ALUOper|Add0~5 )) # (!\my_processor|dataA[3]~28_combout  & ((!\my_processor|ALUOper|Add0~5 ) # 
// (!\my_processor|dataB[3]~28_combout ))))

	.dataa(\my_processor|dataA[3]~28_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~5 ),
	.combout(\my_processor|ALUOper|Add0~6_combout ),
	.cout(\my_processor|ALUOper|Add0~7 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~8 (
// Equation(s):
// \my_processor|ALUOper|Add0~8_combout  = ((\my_processor|dataA[4]~27_combout  $ (\my_processor|dataB[4]~27_combout  $ (!\my_processor|ALUOper|Add0~7 )))) # (GND)
// \my_processor|ALUOper|Add0~9  = CARRY((\my_processor|dataA[4]~27_combout  & ((\my_processor|dataB[4]~27_combout ) # (!\my_processor|ALUOper|Add0~7 ))) # (!\my_processor|dataA[4]~27_combout  & (\my_processor|dataB[4]~27_combout  & 
// !\my_processor|ALUOper|Add0~7 )))

	.dataa(\my_processor|dataA[4]~27_combout ),
	.datab(\my_processor|dataB[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~7 ),
	.combout(\my_processor|ALUOper|Add0~8_combout ),
	.cout(\my_processor|ALUOper|Add0~9 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \my_processor|data_writeReg[4]~85 (
// Equation(s):
// \my_processor|data_writeReg[4]~85_combout  = (\my_processor|checker|isLw~combout ) # ((\my_processor|data_writeReg[4]~84_combout  & !\my_processor|data_writeReg[31]~41_combout ))

	.dataa(\my_processor|data_writeReg[4]~84_combout ),
	.datab(gnd),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~85 .lut_mask = 16'hF0FA;
defparam \my_processor|data_writeReg[4]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[4]~328 (
// Equation(s):
// \my_processor|data_writeReg[4]~328_combout  = (\my_processor|checker|isLw~combout ) # ((!\my_processor|data_writeReg[31]~41_combout  & ((\my_processor|data_writeReg[3]~64_combout ) # (!\my_processor|ALUOper|Decoder0~0_combout ))))

	.dataa(\my_processor|data_writeReg[3]~64_combout ),
	.datab(\my_processor|ALUOper|Decoder0~0_combout ),
	.datac(\my_processor|checker|isLw~combout ),
	.datad(\my_processor|data_writeReg[31]~41_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~328 .lut_mask = 16'hF0FB;
defparam \my_processor|data_writeReg[4]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[4]~86 (
// Equation(s):
// \my_processor|data_writeReg[4]~86_combout  = (\my_processor|data_writeReg[4]~85_combout ) # ((\my_processor|ALUOper|Add0~8_combout  & \my_processor|data_writeReg[4]~328_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~8_combout ),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|data_writeReg[4]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~86 .lut_mask = 16'hFCF0;
defparam \my_processor|data_writeReg[4]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[4]~91 (
// Equation(s):
// \my_processor|data_writeReg[4]~91_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[4]~86_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[4]~86_combout  & 
// (\my_processor|data_writeReg[4]~90_combout )) # (!\my_processor|data_writeReg[4]~86_combout  & ((\my_processor|data_writeReg[4]~83_combout )))))

	.dataa(\my_processor|data_writeReg[4]~90_combout ),
	.datab(\my_processor|data_writeReg[4]~83_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[4]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~91 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[4]~92 (
// Equation(s):
// \my_processor|data_writeReg[4]~92_combout  = (\my_processor|data_writeReg[4]~85_combout  & ((!\my_processor|data_writeReg[4]~328_combout ))) # (!\my_processor|data_writeReg[4]~85_combout  & (\my_processor|ALUOper|Add0~8_combout  & 
// \my_processor|data_writeReg[4]~328_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~8_combout ),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|data_writeReg[4]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~92 .lut_mask = 16'h0CF0;
defparam \my_processor|data_writeReg[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[4]~93 (
// Equation(s):
// \my_processor|data_writeReg[4]~93_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[4]~92_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[4]~92_combout  & 
// (\my_processor|data_writeReg[4]~90_combout )) # (!\my_processor|data_writeReg[4]~92_combout  & ((\my_processor|data_writeReg[4]~83_combout )))))

	.dataa(\my_processor|data_writeReg[4]~90_combout ),
	.datab(\my_processor|data_writeReg[4]~83_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[4]~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~93 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[4]~94 (
// Equation(s):
// \my_processor|data_writeReg[4]~94_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[4]~93_combout ) # (\my_dmem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~93_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~94 .lut_mask = 16'hAAA0;
defparam \my_processor|data_writeReg[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[4]~95 (
// Equation(s):
// \my_processor|data_writeReg[4]~95_combout  = (\my_processor|data_writeReg[4]~78_combout ) # ((\my_processor|data_writeReg[4]~94_combout  & ((\my_processor|data_writeReg[4]~91_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|data_writeReg[4]~78_combout ),
	.datac(\my_processor|data_writeReg[4]~91_combout ),
	.datad(\my_processor|data_writeReg[4]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[4]~95 .lut_mask = 16'hFDCC;
defparam \my_processor|data_writeReg[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y36_N17
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N9
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~551 (
// Equation(s):
// \my_regfile|data_readRegB[4]~551_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[9].dffei|q [4])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~551 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[4]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~552 (
// Equation(s):
// \my_regfile|data_readRegB[4]~552_combout  = (\my_regfile|data_readRegB[4]~551_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[4]~551_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [4] & ((\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datac(\my_regfile|data_readRegB[4]~551_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~552 .lut_mask = 16'hCAF0;
defparam \my_regfile|data_readRegB[4]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N5
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[4]~95_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~568 (
// Equation(s):
// \my_regfile|data_readRegB[4]~568_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [4]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [4] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~568 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~569 (
// Equation(s):
// \my_regfile|data_readRegB[4]~569_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[4]~568_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [4])) # (!\my_regfile|data_readRegB[4]~568_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [4]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[4]~568_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[4]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~569 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N21
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~563 (
// Equation(s):
// \my_regfile|data_readRegB[4]~563_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [4])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [4])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~563 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[4]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~564 (
// Equation(s):
// \my_regfile|data_readRegB[4]~564_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[4]~563_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [4]))) # (!\my_regfile|data_readRegB[4]~563_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [4])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[4]~563_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~563_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~564 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[4]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~565 (
// Equation(s):
// \my_regfile|data_readRegB[4]~565_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[4]~564_combout ) # ((\my_regfile|data_readRegB[31]~24_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (((\my_regfile|regWriteCheck_loop[16].dffei|q [4] & !\my_regfile|data_readRegB[31]~24_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|data_readRegB[4]~564_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~565 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[4]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~566 (
// Equation(s):
// \my_regfile|data_readRegB[4]~566_combout  = (\my_regfile|data_readRegB[4]~565_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [4]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[4]~565_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [4] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|data_readRegB[4]~565_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~566 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[4]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~553 (
// Equation(s):
// \my_regfile|data_readRegB[4]~553_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [4]) # ((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (((!\my_processor|ctrl_readRegB[2]~3_combout  & \my_regfile|regWriteCheck_loop[10].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~553 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[4]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~554 (
// Equation(s):
// \my_regfile|data_readRegB[4]~554_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[4]~553_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [4])) # (!\my_regfile|data_readRegB[4]~553_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [4]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[4]~553_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~553_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~554 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[4]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[6].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N19
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~557 (
// Equation(s):
// \my_regfile|data_readRegB[4]~557_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [4])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [4])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~557 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[4]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~558 (
// Equation(s):
// \my_regfile|data_readRegB[4]~558_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[4]~557_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [4]))) # (!\my_regfile|data_readRegB[4]~557_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [4])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[4]~557_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~557_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~558 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[4]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~555 (
// Equation(s):
// \my_regfile|data_readRegB[4]~555_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [4]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~555 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[4]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~556 (
// Equation(s):
// \my_regfile|data_readRegB[4]~556_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[4]~555_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [4])) # (!\my_regfile|data_readRegB[4]~555_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [4]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[4]~555_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~555_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~556 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[4]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~559 (
// Equation(s):
// \my_regfile|data_readRegB[4]~559_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|data_readRegB[4]~556_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[4]~558_combout )))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[4]~558_combout ),
	.datad(\my_regfile|data_readRegB[4]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~559 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[4]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~95_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[27].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[4]~95_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N31
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout  = \my_processor|data_writeReg[4]~95_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~560 (
// Equation(s):
// \my_regfile|data_readRegB[4]~560_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [4]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~560 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[4]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~561 (
// Equation(s):
// \my_regfile|data_readRegB[4]~561_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[4]~560_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [4]))) # (!\my_regfile|data_readRegB[4]~560_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [4])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[4]~560_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datad(\my_regfile|data_readRegB[4]~560_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~561 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[4]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~562 (
// Equation(s):
// \my_regfile|data_readRegB[4]~562_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[4]~559_combout  & ((\my_regfile|data_readRegB[4]~561_combout ))) # (!\my_regfile|data_readRegB[4]~559_combout  & 
// (\my_regfile|data_readRegB[4]~554_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[4]~559_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[4]~554_combout ),
	.datac(\my_regfile|data_readRegB[4]~559_combout ),
	.datad(\my_regfile|data_readRegB[4]~561_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~562 .lut_mask = 16'hF858;
defparam \my_regfile|data_readRegB[4]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~567 (
// Equation(s):
// \my_regfile|data_readRegB[4]~567_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// ((\my_regfile|data_readRegB[4]~562_combout ))) # (!\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[4]~566_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[4]~566_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[4]~562_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~567 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[4]~570 (
// Equation(s):
// \my_regfile|data_readRegB[4]~570_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[4]~567_combout  & ((\my_regfile|data_readRegB[4]~569_combout ))) # (!\my_regfile|data_readRegB[4]~567_combout  & 
// (\my_regfile|data_readRegB[4]~552_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[4]~567_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[4]~552_combout ),
	.datac(\my_regfile|data_readRegB[4]~569_combout ),
	.datad(\my_regfile|data_readRegB[4]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[4]~570 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \my_processor|dataA[4]~27 (
// Equation(s):
// \my_processor|dataA[4]~27_combout  = (\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegB[4]~570_combout  & (\my_processor|checker|isBex~combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[4]~690_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_regfile|data_readRegB[4]~570_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegA[4]~690_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[4]~27 .lut_mask = 16'hD580;
defparam \my_processor|dataA[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~10 (
// Equation(s):
// \my_processor|ALUOper|Add0~10_combout  = (\my_processor|dataA[5]~26_combout  & ((\my_processor|dataB[5]~26_combout  & (\my_processor|ALUOper|Add0~9  & VCC)) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )))) # 
// (!\my_processor|dataA[5]~26_combout  & ((\my_processor|dataB[5]~26_combout  & (!\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataB[5]~26_combout  & ((\my_processor|ALUOper|Add0~9 ) # (GND)))))
// \my_processor|ALUOper|Add0~11  = CARRY((\my_processor|dataA[5]~26_combout  & (!\my_processor|dataB[5]~26_combout  & !\my_processor|ALUOper|Add0~9 )) # (!\my_processor|dataA[5]~26_combout  & ((!\my_processor|ALUOper|Add0~9 ) # 
// (!\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataA[5]~26_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~9 ),
	.combout(\my_processor|ALUOper|Add0~10_combout ),
	.cout(\my_processor|ALUOper|Add0~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~12 (
// Equation(s):
// \my_processor|ALUOper|Add0~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~25_combout  $ (!\my_processor|ALUOper|Add0~11 )))) # (GND)
// \my_processor|ALUOper|Add0~13  = CARRY((\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~25_combout ) # (!\my_processor|ALUOper|Add0~11 ))) # (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~25_combout  & 
// !\my_processor|ALUOper|Add0~11 )))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~11 ),
	.combout(\my_processor|ALUOper|Add0~12_combout ),
	.cout(\my_processor|ALUOper|Add0~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~14 (
// Equation(s):
// \my_processor|ALUOper|Add0~14_combout  = (\my_processor|dataA[7]~24_combout  & ((\my_processor|dataB[7]~24_combout  & (\my_processor|ALUOper|Add0~13  & VCC)) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )))) # 
// (!\my_processor|dataA[7]~24_combout  & ((\my_processor|dataB[7]~24_combout  & (!\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|ALUOper|Add0~13 ) # (GND)))))
// \my_processor|ALUOper|Add0~15  = CARRY((\my_processor|dataA[7]~24_combout  & (!\my_processor|dataB[7]~24_combout  & !\my_processor|ALUOper|Add0~13 )) # (!\my_processor|dataA[7]~24_combout  & ((!\my_processor|ALUOper|Add0~13 ) # 
// (!\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~24_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~13 ),
	.combout(\my_processor|ALUOper|Add0~14_combout ),
	.cout(\my_processor|ALUOper|Add0~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~16 (
// Equation(s):
// \my_processor|ALUOper|Add0~16_combout  = ((\my_processor|dataA[8]~23_combout  $ (\my_processor|dataB[8]~23_combout  $ (!\my_processor|ALUOper|Add0~15 )))) # (GND)
// \my_processor|ALUOper|Add0~17  = CARRY((\my_processor|dataA[8]~23_combout  & ((\my_processor|dataB[8]~23_combout ) # (!\my_processor|ALUOper|Add0~15 ))) # (!\my_processor|dataA[8]~23_combout  & (\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add0~15 )))

	.dataa(\my_processor|dataA[8]~23_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~15 ),
	.combout(\my_processor|ALUOper|Add0~16_combout ),
	.cout(\my_processor|ALUOper|Add0~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~18 (
// Equation(s):
// \my_processor|ALUOper|Add0~18_combout  = (\my_processor|dataA[9]~22_combout  & ((\my_processor|dataB[9]~22_combout  & (\my_processor|ALUOper|Add0~17  & VCC)) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )))) # 
// (!\my_processor|dataA[9]~22_combout  & ((\my_processor|dataB[9]~22_combout  & (!\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataB[9]~22_combout  & ((\my_processor|ALUOper|Add0~17 ) # (GND)))))
// \my_processor|ALUOper|Add0~19  = CARRY((\my_processor|dataA[9]~22_combout  & (!\my_processor|dataB[9]~22_combout  & !\my_processor|ALUOper|Add0~17 )) # (!\my_processor|dataA[9]~22_combout  & ((!\my_processor|ALUOper|Add0~17 ) # 
// (!\my_processor|dataB[9]~22_combout ))))

	.dataa(\my_processor|dataA[9]~22_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~17 ),
	.combout(\my_processor|ALUOper|Add0~18_combout ),
	.cout(\my_processor|ALUOper|Add0~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~10 (
// Equation(s):
// \my_processor|ALUOper|Add1~10_combout  = (\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~26_combout  & (!\my_processor|ALUOper|Add1~9 )) # (!\my_processor|dataA[5]~26_combout  & ((\my_processor|ALUOper|Add1~9 ) # (GND))))) # 
// (!\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~26_combout  & (\my_processor|ALUOper|Add1~9  & VCC)) # (!\my_processor|dataA[5]~26_combout  & (!\my_processor|ALUOper|Add1~9 ))))
// \my_processor|ALUOper|Add1~11  = CARRY((\my_processor|dataB[5]~26_combout  & ((!\my_processor|ALUOper|Add1~9 ) # (!\my_processor|dataA[5]~26_combout ))) # (!\my_processor|dataB[5]~26_combout  & (!\my_processor|dataA[5]~26_combout  & 
// !\my_processor|ALUOper|Add1~9 )))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|dataA[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~9 ),
	.combout(\my_processor|ALUOper|Add1~10_combout ),
	.cout(\my_processor|ALUOper|Add1~11 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~10 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~12 (
// Equation(s):
// \my_processor|ALUOper|Add1~12_combout  = ((\my_processor|dataB[6]~25_combout  $ (\my_processor|dataA[6]~25_combout  $ (\my_processor|ALUOper|Add1~11 )))) # (GND)
// \my_processor|ALUOper|Add1~13  = CARRY((\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~25_combout  & !\my_processor|ALUOper|Add1~11 )) # (!\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~25_combout ) # 
// (!\my_processor|ALUOper|Add1~11 ))))

	.dataa(\my_processor|dataB[6]~25_combout ),
	.datab(\my_processor|dataA[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~11 ),
	.combout(\my_processor|ALUOper|Add1~12_combout ),
	.cout(\my_processor|ALUOper|Add1~13 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~12 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~14 (
// Equation(s):
// \my_processor|ALUOper|Add1~14_combout  = (\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~24_combout  & (!\my_processor|ALUOper|Add1~13 )) # (!\my_processor|dataA[7]~24_combout  & ((\my_processor|ALUOper|Add1~13 ) # (GND))))) # 
// (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~24_combout  & (\my_processor|ALUOper|Add1~13  & VCC)) # (!\my_processor|dataA[7]~24_combout  & (!\my_processor|ALUOper|Add1~13 ))))
// \my_processor|ALUOper|Add1~15  = CARRY((\my_processor|dataB[7]~24_combout  & ((!\my_processor|ALUOper|Add1~13 ) # (!\my_processor|dataA[7]~24_combout ))) # (!\my_processor|dataB[7]~24_combout  & (!\my_processor|dataA[7]~24_combout  & 
// !\my_processor|ALUOper|Add1~13 )))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~13 ),
	.combout(\my_processor|ALUOper|Add1~14_combout ),
	.cout(\my_processor|ALUOper|Add1~15 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~14 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~16 (
// Equation(s):
// \my_processor|ALUOper|Add1~16_combout  = ((\my_processor|dataA[8]~23_combout  $ (\my_processor|dataB[8]~23_combout  $ (\my_processor|ALUOper|Add1~15 )))) # (GND)
// \my_processor|ALUOper|Add1~17  = CARRY((\my_processor|dataA[8]~23_combout  & ((!\my_processor|ALUOper|Add1~15 ) # (!\my_processor|dataB[8]~23_combout ))) # (!\my_processor|dataA[8]~23_combout  & (!\my_processor|dataB[8]~23_combout  & 
// !\my_processor|ALUOper|Add1~15 )))

	.dataa(\my_processor|dataA[8]~23_combout ),
	.datab(\my_processor|dataB[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~15 ),
	.combout(\my_processor|ALUOper|Add1~16_combout ),
	.cout(\my_processor|ALUOper|Add1~17 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~16 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~18 (
// Equation(s):
// \my_processor|ALUOper|Add1~18_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 )) # (!\my_processor|dataA[9]~22_combout  & ((\my_processor|ALUOper|Add1~17 ) # (GND))))) # 
// (!\my_processor|dataB[9]~22_combout  & ((\my_processor|dataA[9]~22_combout  & (\my_processor|ALUOper|Add1~17  & VCC)) # (!\my_processor|dataA[9]~22_combout  & (!\my_processor|ALUOper|Add1~17 ))))
// \my_processor|ALUOper|Add1~19  = CARRY((\my_processor|dataB[9]~22_combout  & ((!\my_processor|ALUOper|Add1~17 ) # (!\my_processor|dataA[9]~22_combout ))) # (!\my_processor|dataB[9]~22_combout  & (!\my_processor|dataA[9]~22_combout  & 
// !\my_processor|ALUOper|Add1~17 )))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|dataA[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~17 ),
	.combout(\my_processor|ALUOper|Add1~18_combout ),
	.cout(\my_processor|ALUOper|Add1~19 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~18 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[14]~130 (
// Equation(s):
// \my_processor|data_writeReg[14]~130_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11]) # ((\my_processor|aulOper[1]~1_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|aulOper[1]~1_combout  & 
// ((!\my_processor|checker|isAddi~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|checker|isAddi~combout ),
	.datad(\my_processor|aulOper[1]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~130 .lut_mask = 16'hDDCF;
defparam \my_processor|data_writeReg[14]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~39 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~39_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[16]~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~17_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[14]~17_combout ),
	.datad(\my_processor|dataA[16]~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~39 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~39_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~17_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~40 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[10]~21_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[10]~21_combout ),
	.datac(\my_processor|dataA[12]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~41 .lut_mask = 16'hE4E4;
defparam \my_processor|ALUOper|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~41_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~42 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~40_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~42_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~43 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[14]~131 (
// Equation(s):
// \my_processor|data_writeReg[14]~131_combout  = \my_processor|aulOper[0]~2_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~131 .lut_mask = 16'h0FF0;
defparam \my_processor|data_writeReg[14]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~32_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~91 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[14]~132 (
// Equation(s):
// \my_processor|data_writeReg[14]~132_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # (\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|aulOper[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~132 .lut_mask = 16'hEE00;
defparam \my_processor|data_writeReg[14]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~5 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~5_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[0]~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[1]~30_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~5 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~40 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~40_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[3]~28_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[5]~26_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[5]~26_combout ),
	.datad(\my_processor|dataA[3]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~40 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~41 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~41_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~36_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~40_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~36_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~41 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~22_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[7]~24_combout ),
	.datad(\my_processor|dataA[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~52 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~48_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~52_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~48_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~53 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~41_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~53_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~54 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~30_combout  & (\my_processor|ALUOper|ShiftLeft0~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (((\my_processor|ALUOper|ShiftLeft0~54_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~55 .lut_mask = 16'hB380;
defparam \my_processor|ALUOper|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[9]~141 (
// Equation(s):
// \my_processor|data_writeReg[9]~141_combout  = (\my_processor|data_writeReg[14]~131_combout  & (((\my_processor|data_writeReg[14]~132_combout )))) # (!\my_processor|data_writeReg[14]~131_combout  & ((\my_processor|data_writeReg[14]~132_combout  & 
// (\my_processor|ALUOper|ShiftRight0~91_combout )) # (!\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftLeft0~55_combout )))))

	.dataa(\my_processor|data_writeReg[14]~131_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datac(\my_processor|data_writeReg[14]~132_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~141 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[9]~142 (
// Equation(s):
// \my_processor|data_writeReg[9]~142_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[9]~141_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[9]~141_combout  & 
// (\my_processor|ALUOper|ShiftRight0~37_combout )) # (!\my_processor|data_writeReg[9]~141_combout  & ((\my_processor|ALUOper|ShiftRight0~43_combout )))))

	.dataa(\my_processor|data_writeReg[14]~130_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.datad(\my_processor|data_writeReg[9]~141_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~142 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[9]~143 (
// Equation(s):
// \my_processor|data_writeReg[9]~143_combout  = (\my_processor|data_writeReg[4]~81_combout  & (((\my_processor|data_writeReg[3]~63_combout ) # (\my_processor|data_writeReg[9]~142_combout )))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (\my_processor|ALUOper|Add1~18_combout  & (!\my_processor|data_writeReg[3]~63_combout )))

	.dataa(\my_processor|ALUOper|Add1~18_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|data_writeReg[9]~142_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~143 .lut_mask = 16'hCEC2;
defparam \my_processor|data_writeReg[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[9]~144 (
// Equation(s):
// \my_processor|data_writeReg[9]~144_combout  = (\my_processor|dataB[9]~22_combout  & ((\my_processor|data_writeReg[9]~143_combout ) # ((\my_processor|dataA[9]~22_combout  & \my_processor|data_writeReg[3]~63_combout )))) # 
// (!\my_processor|dataB[9]~22_combout  & (\my_processor|data_writeReg[9]~143_combout  & ((\my_processor|dataA[9]~22_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataB[9]~22_combout ),
	.datab(\my_processor|dataA[9]~22_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|data_writeReg[9]~143_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~144 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[9]~145 (
// Equation(s):
// \my_processor|data_writeReg[9]~145_combout  = (\my_processor|data_writeReg[14]~329_combout  & (((\my_processor|data_writeReg[14]~129_combout )))) # (!\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[14]~129_combout  & 
// (\my_processor|ALUOper|Add0~18_combout )) # (!\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[9]~144_combout )))))

	.dataa(\my_processor|ALUOper|Add0~18_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|data_writeReg[14]~129_combout ),
	.datad(\my_processor|data_writeReg[9]~144_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~145 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[9]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \my_processor|data[8]~54 (
// Equation(s):
// \my_processor|data[8]~54_combout  = (((\my_regfile|data_readRegA[8]~599_combout ) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_regfile|data_readRegA[8]~599_combout ),
	.datad(\my_processor|checker|isJr~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[8]~54 .lut_mask = 16'hF7FF;
defparam \my_processor|data[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~561 (
// Equation(s):
// \my_regfile|data_readRegA[9]~561_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [9]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [9]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~561_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~561 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[9]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~560 (
// Equation(s):
// \my_regfile|data_readRegA[9]~560_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [9]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [9]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~560_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~560 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[9]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~558 (
// Equation(s):
// \my_regfile|data_readRegA[9]~558_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [9]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~558_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~558 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[9]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~804 (
// Equation(s):
// \my_regfile|data_readRegA[9]~804_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [9]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~804_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~804 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[9]~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~557 (
// Equation(s):
// \my_regfile|data_readRegA[9]~557_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [9])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [9])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~557_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~557 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[9]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~556 (
// Equation(s):
// \my_regfile|data_readRegA[9]~556_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [9]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [9]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [9]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~556_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~556 .lut_mask = 16'hEF4F;
defparam \my_regfile|data_readRegA[9]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~559 (
// Equation(s):
// \my_regfile|data_readRegA[9]~559_combout  = (\my_regfile|data_readRegA[9]~558_combout  & (\my_regfile|data_readRegA[9]~804_combout  & (\my_regfile|data_readRegA[9]~557_combout  & \my_regfile|data_readRegA[9]~556_combout )))

	.dataa(\my_regfile|data_readRegA[9]~558_combout ),
	.datab(\my_regfile|data_readRegA[9]~804_combout ),
	.datac(\my_regfile|data_readRegA[9]~557_combout ),
	.datad(\my_regfile|data_readRegA[9]~556_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~559_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~559 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~563 (
// Equation(s):
// \my_regfile|data_readRegA[9]~563_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [9]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [9]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~563_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~563 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[9]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~562 (
// Equation(s):
// \my_regfile|data_readRegA[9]~562_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [9]) # ((!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [9]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datad(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~562_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~562 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[9]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~564 (
// Equation(s):
// \my_regfile|data_readRegA[9]~564_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [9]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [9]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~564_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~564 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[9]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~565 (
// Equation(s):
// \my_regfile|data_readRegA[9]~565_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [9]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [9]) # ((\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~565_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~565 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[9]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~566 (
// Equation(s):
// \my_regfile|data_readRegA[9]~566_combout  = (\my_regfile|data_readRegA[9]~563_combout  & (\my_regfile|data_readRegA[9]~562_combout  & (\my_regfile|data_readRegA[9]~564_combout  & \my_regfile|data_readRegA[9]~565_combout )))

	.dataa(\my_regfile|data_readRegA[9]~563_combout ),
	.datab(\my_regfile|data_readRegA[9]~562_combout ),
	.datac(\my_regfile|data_readRegA[9]~564_combout ),
	.datad(\my_regfile|data_readRegA[9]~565_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~566_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~566 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~567 (
// Equation(s):
// \my_regfile|data_readRegA[9]~567_combout  = (\my_regfile|data_readRegA[9]~561_combout  & (\my_regfile|data_readRegA[9]~560_combout  & (\my_regfile|data_readRegA[9]~559_combout  & \my_regfile|data_readRegA[9]~566_combout )))

	.dataa(\my_regfile|data_readRegA[9]~561_combout ),
	.datab(\my_regfile|data_readRegA[9]~560_combout ),
	.datac(\my_regfile|data_readRegA[9]~559_combout ),
	.datad(\my_regfile|data_readRegA[9]~566_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~567_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~567 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \my_processor|data[9]~28 (
// Equation(s):
// \my_processor|data[9]~28_combout  = (((\my_regfile|data_readRegA[9]~576_combout  & \my_regfile|data_readRegA[9]~567_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[9]~576_combout ),
	.datad(\my_regfile|data_readRegA[9]~567_combout ),
	.cin(gnd),
	.combout(\my_processor|data[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[9]~28 .lut_mask = 16'hF777;
defparam \my_processor|data[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[9]~28_combout ,\my_processor|data[8]~54_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[9]~146 (
// Equation(s):
// \my_processor|data_writeReg[9]~146_combout  = (\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[9]~145_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [9]))) # (!\my_processor|data_writeReg[9]~145_combout  & 
// (\my_processor|getNPC|Add0~18_combout )))) # (!\my_processor|data_writeReg[14]~329_combout  & (((\my_processor|data_writeReg[9]~145_combout ))))

	.dataa(\my_processor|getNPC|Add0~18_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|data_writeReg[9]~145_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~146 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[9]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[9]~147 (
// Equation(s):
// \my_processor|data_writeReg[9]~147_combout  = (\my_processor|data_writeReg[14]~330_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[9]~146_combout )))) # 
// (!\my_processor|data_writeReg[14]~330_combout  & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[9]~146_combout ))))

	.dataa(\my_processor|data_writeReg[14]~330_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[9]~146_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[9]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[9]~147 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[9]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[9]~147_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~572 (
// Equation(s):
// \my_regfile|data_readRegA[9]~572_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [9]) # ((\my_regfile|bca|bitcheck[26]~57_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [9]) # (\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [9]),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [9]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~572_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~572 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[9]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~571 (
// Equation(s):
// \my_regfile|data_readRegA[9]~571_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [9]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [9]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~571_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~571 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[9]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~573 (
// Equation(s):
// \my_regfile|data_readRegA[9]~573_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [9]) # (!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [9] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [9]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~573_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~573 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[9]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~574 (
// Equation(s):
// \my_regfile|data_readRegA[9]~574_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [9] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [9]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [9]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~574_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~574 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[9]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~575 (
// Equation(s):
// \my_regfile|data_readRegA[9]~575_combout  = (\my_regfile|data_readRegA[9]~573_combout  & (\my_regfile|data_readRegA[9]~574_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [9]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [9]),
	.datac(\my_regfile|data_readRegA[9]~573_combout ),
	.datad(\my_regfile|data_readRegA[9]~574_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~575_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~575 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[9]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~569 (
// Equation(s):
// \my_regfile|data_readRegA[9]~569_combout  = ((\my_regfile|regWriteCheck_loop[21].dffei|q [9]) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_regfile|bca|bitcheck[1]~34_combout )

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~569_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~569 .lut_mask = 16'hF3FF;
defparam \my_regfile|data_readRegA[9]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~568 (
// Equation(s):
// \my_regfile|data_readRegA[9]~568_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [9] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [9] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [9]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [9]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [9]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~568_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~568 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[9]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~570 (
// Equation(s):
// \my_regfile|data_readRegA[9]~570_combout  = (\my_regfile|data_readRegA[9]~569_combout  & (\my_regfile|data_readRegA[9]~568_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [9]))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|data_readRegA[9]~569_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [9]),
	.datad(\my_regfile|data_readRegA[9]~568_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~570_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~570 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[9]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~576 (
// Equation(s):
// \my_regfile|data_readRegA[9]~576_combout  = (\my_regfile|data_readRegA[9]~572_combout  & (\my_regfile|data_readRegA[9]~571_combout  & (\my_regfile|data_readRegA[9]~575_combout  & \my_regfile|data_readRegA[9]~570_combout )))

	.dataa(\my_regfile|data_readRegA[9]~572_combout ),
	.datab(\my_regfile|data_readRegA[9]~571_combout ),
	.datac(\my_regfile|data_readRegA[9]~575_combout ),
	.datad(\my_regfile|data_readRegA[9]~570_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~576_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~576 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[9]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[9]~577 (
// Equation(s):
// \my_regfile|data_readRegA[9]~577_combout  = ((\my_regfile|data_readRegA[9]~576_combout  & \my_regfile|data_readRegA[9]~567_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[9]~576_combout ),
	.datad(\my_regfile|data_readRegA[9]~567_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[9]~577_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[9]~577 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[9]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \my_processor|dataA[9]~22 (
// Equation(s):
// \my_processor|dataA[9]~22_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[9]~470_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[9]~577_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[9]~577_combout ),
	.datad(\my_regfile|data_readRegB[9]~470_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[9]~22 .lut_mask = 16'hD850;
defparam \my_processor|dataA[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add0~20 (
// Equation(s):
// \my_processor|ALUOper|Add0~20_combout  = ((\my_processor|dataA[10]~21_combout  $ (\my_processor|dataB[10]~21_combout  $ (!\my_processor|ALUOper|Add0~19 )))) # (GND)
// \my_processor|ALUOper|Add0~21  = CARRY((\my_processor|dataA[10]~21_combout  & ((\my_processor|dataB[10]~21_combout ) # (!\my_processor|ALUOper|Add0~19 ))) # (!\my_processor|dataA[10]~21_combout  & (\my_processor|dataB[10]~21_combout  & 
// !\my_processor|ALUOper|Add0~19 )))

	.dataa(\my_processor|dataA[10]~21_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~19 ),
	.combout(\my_processor|ALUOper|Add0~20_combout ),
	.cout(\my_processor|ALUOper|Add0~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneive_lcell_comb \my_processor|getNPC|Add0~20 (
// Equation(s):
// \my_processor|getNPC|Add0~20_combout  = (\my_processor|pc_reg|q [10] & (\my_processor|getNPC|Add0~19  $ (GND))) # (!\my_processor|pc_reg|q [10] & (!\my_processor|getNPC|Add0~19  & VCC))
// \my_processor|getNPC|Add0~21  = CARRY((\my_processor|pc_reg|q [10] & !\my_processor|getNPC|Add0~19 ))

	.dataa(\my_processor|pc_reg|q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~19 ),
	.combout(\my_processor|getNPC|Add0~20_combout ),
	.cout(\my_processor|getNPC|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~20 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \my_processor|data_writeReg[10]~150 (
// Equation(s):
// \my_processor|data_writeReg[10]~150_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[10]~21_combout ) # ((\my_processor|dataA[10]~21_combout ) # (!\my_processor|data_writeReg[3]~63_combout )))) # 
// (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[10]~21_combout  & (\my_processor|data_writeReg[3]~63_combout  & \my_processor|dataA[10]~21_combout )))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|dataA[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~150 .lut_mask = 16'hEA8A;
defparam \my_processor|data_writeReg[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~20 (
// Equation(s):
// \my_processor|ALUOper|Add1~20_combout  = ((\my_processor|dataB[10]~21_combout  $ (\my_processor|dataA[10]~21_combout  $ (\my_processor|ALUOper|Add1~19 )))) # (GND)
// \my_processor|ALUOper|Add1~21  = CARRY((\my_processor|dataB[10]~21_combout  & (\my_processor|dataA[10]~21_combout  & !\my_processor|ALUOper|Add1~19 )) # (!\my_processor|dataB[10]~21_combout  & ((\my_processor|dataA[10]~21_combout ) # 
// (!\my_processor|ALUOper|Add1~19 ))))

	.dataa(\my_processor|dataB[10]~21_combout ),
	.datab(\my_processor|dataA[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~19 ),
	.combout(\my_processor|ALUOper|Add1~20_combout ),
	.cout(\my_processor|ALUOper|Add1~21 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~20 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~52 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~52_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[25]~6_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~8_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[23]~8_combout ),
	.datad(\my_processor|dataA[25]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~52 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~53 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~53_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~33_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~33_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~53 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~54 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~54_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~12_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[21]~10_combout ),
	.datad(\my_processor|dataA[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~54 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~55 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~54_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~35_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~55 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~55_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~56 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~48 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~31_combout  & (\my_processor|dataA[30]~1_combout )) # (!\my_processor|ALUOper|ShiftLeft0~31_combout  & 
// ((\my_processor|dataA[31]~0_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.datab(\my_processor|dataA[30]~1_combout ),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~48 .lut_mask = 16'hD800;
defparam \my_processor|ALUOper|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~49 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~49_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[29]~2_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[27]~4_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~4_combout ),
	.datad(\my_processor|dataA[29]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~49 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~50 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~28_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~50 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~51_combout  = (\my_processor|ALUOper|ShiftRight0~48_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftRight0~50_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~48_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~51 .lut_mask = 16'hF3F0;
defparam \my_processor|ALUOper|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~51_combout )))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~92 .lut_mask = 16'hAAF0;
defparam \my_processor|ALUOper|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[10]~21_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[8]~23_combout ),
	.datad(\my_processor|dataA[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~12 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~56 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~52_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~12_combout ))

	.dataa(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~52_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~56 .lut_mask = 16'hF0AA;
defparam \my_processor|ALUOper|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~8 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[4]~27_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[6]~25_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|dataA[6]~25_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[4]~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~8 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~40_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~8_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~44 .lut_mask = 16'hE4E4;
defparam \my_processor|ALUOper|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~44_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~56_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~57 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~33_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~57_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~58 .lut_mask = 16'h7520;
defparam \my_processor|ALUOper|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N22
cycloneive_lcell_comb \my_processor|data_writeReg[10]~148 (
// Equation(s):
// \my_processor|data_writeReg[10]~148_combout  = (\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftRight0~92_combout ) # ((\my_processor|data_writeReg[14]~131_combout )))) # (!\my_processor|data_writeReg[14]~132_combout  & 
// (((!\my_processor|data_writeReg[14]~131_combout  & \my_processor|ALUOper|ShiftLeft0~58_combout ))))

	.dataa(\my_processor|data_writeReg[14]~132_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.datac(\my_processor|data_writeReg[14]~131_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~148 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~61 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~61_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[17]~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[15]~16_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[15]~16_combout ),
	.datad(\my_processor|dataA[17]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~61 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~62 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~62_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~39_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~62 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~18_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~20_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[13]~18_combout ),
	.datad(\my_processor|dataA[11]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~63 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~63_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~41_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~41_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~64 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~62_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~64_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~65 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneive_lcell_comb \my_processor|data_writeReg[10]~149 (
// Equation(s):
// \my_processor|data_writeReg[10]~149_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[10]~148_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[10]~148_combout  & 
// (\my_processor|ALUOper|ShiftRight0~56_combout )) # (!\my_processor|data_writeReg[10]~148_combout  & ((\my_processor|ALUOper|ShiftRight0~65_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.datab(\my_processor|data_writeReg[14]~130_combout ),
	.datac(\my_processor|data_writeReg[10]~148_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~149 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[10]~151 (
// Equation(s):
// \my_processor|data_writeReg[10]~151_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[10]~150_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[10]~150_combout  & 
// ((\my_processor|data_writeReg[10]~149_combout ))) # (!\my_processor|data_writeReg[10]~150_combout  & (\my_processor|ALUOper|Add1~20_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[10]~150_combout ),
	.datac(\my_processor|ALUOper|Add1~20_combout ),
	.datad(\my_processor|data_writeReg[10]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~151 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N8
cycloneive_lcell_comb \my_processor|data_writeReg[10]~152 (
// Equation(s):
// \my_processor|data_writeReg[10]~152_combout  = (\my_processor|data_writeReg[14]~129_combout  & (\my_processor|data_writeReg[14]~329_combout )) # (!\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[14]~329_combout  & 
// (\my_processor|getNPC|Add0~20_combout )) # (!\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[10]~151_combout )))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|getNPC|Add0~20_combout ),
	.datad(\my_processor|data_writeReg[10]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~152 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N25
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~538 (
// Equation(s):
// \my_regfile|data_readRegA[10]~538_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [10] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [10]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~538_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~538 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[10]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~539 (
// Equation(s):
// \my_regfile|data_readRegA[10]~539_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [10]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~539_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~539 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[10]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~535 (
// Equation(s):
// \my_regfile|data_readRegA[10]~535_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [10])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~535_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~535 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[10]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~536 (
// Equation(s):
// \my_regfile|data_readRegA[10]~536_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [10]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~536_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~536 .lut_mask = 16'h31FF;
defparam \my_regfile|data_readRegA[10]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~803 (
// Equation(s):
// \my_regfile|data_readRegA[10]~803_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [10]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~803_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~803 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[10]~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~534 (
// Equation(s):
// \my_regfile|data_readRegA[10]~534_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [10])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [10])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~534_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~534 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[10]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~537 (
// Equation(s):
// \my_regfile|data_readRegA[10]~537_combout  = (\my_regfile|data_readRegA[10]~535_combout  & (\my_regfile|data_readRegA[10]~536_combout  & (\my_regfile|data_readRegA[10]~803_combout  & \my_regfile|data_readRegA[10]~534_combout )))

	.dataa(\my_regfile|data_readRegA[10]~535_combout ),
	.datab(\my_regfile|data_readRegA[10]~536_combout ),
	.datac(\my_regfile|data_readRegA[10]~803_combout ),
	.datad(\my_regfile|data_readRegA[10]~534_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~537_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~537 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~541 (
// Equation(s):
// \my_regfile|data_readRegA[10]~541_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [10] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~541_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~541 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[10]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~540 (
// Equation(s):
// \my_regfile|data_readRegA[10]~540_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [10]) # (!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [10]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~540_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~540 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[10]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~542 (
// Equation(s):
// \my_regfile|data_readRegA[10]~542_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [10]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [10] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [10]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~542_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~542 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[10]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~543 (
// Equation(s):
// \my_regfile|data_readRegA[10]~543_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [10]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [10]) # ((\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~543_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~543 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[10]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~544 (
// Equation(s):
// \my_regfile|data_readRegA[10]~544_combout  = (\my_regfile|data_readRegA[10]~541_combout  & (\my_regfile|data_readRegA[10]~540_combout  & (\my_regfile|data_readRegA[10]~542_combout  & \my_regfile|data_readRegA[10]~543_combout )))

	.dataa(\my_regfile|data_readRegA[10]~541_combout ),
	.datab(\my_regfile|data_readRegA[10]~540_combout ),
	.datac(\my_regfile|data_readRegA[10]~542_combout ),
	.datad(\my_regfile|data_readRegA[10]~543_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~544_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~544 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~545 (
// Equation(s):
// \my_regfile|data_readRegA[10]~545_combout  = (\my_regfile|data_readRegA[10]~538_combout  & (\my_regfile|data_readRegA[10]~539_combout  & (\my_regfile|data_readRegA[10]~537_combout  & \my_regfile|data_readRegA[10]~544_combout )))

	.dataa(\my_regfile|data_readRegA[10]~538_combout ),
	.datab(\my_regfile|data_readRegA[10]~539_combout ),
	.datac(\my_regfile|data_readRegA[10]~537_combout ),
	.datad(\my_regfile|data_readRegA[10]~544_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~545_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~545 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \my_processor|data[10]~29 (
// Equation(s):
// \my_processor|data[10]~29_combout  = (((\my_regfile|data_readRegA[10]~554_combout  & \my_regfile|data_readRegA[10]~545_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[10]~554_combout ),
	.datad(\my_regfile|data_readRegA[10]~545_combout ),
	.cin(gnd),
	.combout(\my_processor|data[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[10]~29 .lut_mask = 16'hF777;
defparam \my_processor|data[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~518 (
// Equation(s):
// \my_regfile|data_readRegA[11]~518_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [11])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [11]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [11]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~518_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~518 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[11]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~515 (
// Equation(s):
// \my_regfile|data_readRegA[11]~515_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [11]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~515_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~515 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[11]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~801 (
// Equation(s):
// \my_regfile|data_readRegA[11]~801_combout  = (\my_regfile|regWriteCheck_loop[2].dffei|q [11]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~801_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~801 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegA[11]~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~514 (
// Equation(s):
// \my_regfile|data_readRegA[11]~514_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [11]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [11]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~514_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~514 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[11]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~513 (
// Equation(s):
// \my_regfile|data_readRegA[11]~513_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [11])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [11])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [11]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~513_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~513 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[11]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~516 (
// Equation(s):
// \my_regfile|data_readRegA[11]~516_combout  = (\my_regfile|data_readRegA[11]~515_combout  & (\my_regfile|data_readRegA[11]~801_combout  & (\my_regfile|data_readRegA[11]~514_combout  & \my_regfile|data_readRegA[11]~513_combout )))

	.dataa(\my_regfile|data_readRegA[11]~515_combout ),
	.datab(\my_regfile|data_readRegA[11]~801_combout ),
	.datac(\my_regfile|data_readRegA[11]~514_combout ),
	.datad(\my_regfile|data_readRegA[11]~513_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~516_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~516 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~517 (
// Equation(s):
// \my_regfile|data_readRegA[11]~517_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [11]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [11]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~517_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~517 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[11]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~522 (
// Equation(s):
// \my_regfile|data_readRegA[11]~522_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [11]) # (!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [11]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~522_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~522 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[11]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~519 (
// Equation(s):
// \my_regfile|data_readRegA[11]~519_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [11]) # ((\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~519_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~519 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[11]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~521 (
// Equation(s):
// \my_regfile|data_readRegA[11]~521_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [11] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [11]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [11]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~521_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~521 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[11]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~520 (
// Equation(s):
// \my_regfile|data_readRegA[11]~520_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [11]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~520_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~520 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[11]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~523 (
// Equation(s):
// \my_regfile|data_readRegA[11]~523_combout  = (\my_regfile|data_readRegA[11]~522_combout  & (\my_regfile|data_readRegA[11]~519_combout  & (\my_regfile|data_readRegA[11]~521_combout  & \my_regfile|data_readRegA[11]~520_combout )))

	.dataa(\my_regfile|data_readRegA[11]~522_combout ),
	.datab(\my_regfile|data_readRegA[11]~519_combout ),
	.datac(\my_regfile|data_readRegA[11]~521_combout ),
	.datad(\my_regfile|data_readRegA[11]~520_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~523_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~523 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~524 (
// Equation(s):
// \my_regfile|data_readRegA[11]~524_combout  = (\my_regfile|data_readRegA[11]~518_combout  & (\my_regfile|data_readRegA[11]~516_combout  & (\my_regfile|data_readRegA[11]~517_combout  & \my_regfile|data_readRegA[11]~523_combout )))

	.dataa(\my_regfile|data_readRegA[11]~518_combout ),
	.datab(\my_regfile|data_readRegA[11]~516_combout ),
	.datac(\my_regfile|data_readRegA[11]~517_combout ),
	.datad(\my_regfile|data_readRegA[11]~523_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~524_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~524 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \my_processor|data[11]~30 (
// Equation(s):
// \my_processor|data[11]~30_combout  = (((\my_regfile|data_readRegA[11]~532_combout  & \my_regfile|data_readRegA[11]~524_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_regfile|data_readRegA[11]~532_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[11]~524_combout ),
	.cin(gnd),
	.combout(\my_processor|data[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[11]~30 .lut_mask = 16'hBF3F;
defparam \my_processor|data[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[11]~30_combout ,\my_processor|data[10]~29_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[10]~153 (
// Equation(s):
// \my_processor|data_writeReg[10]~153_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[10]~152_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [10]))) # (!\my_processor|data_writeReg[10]~152_combout  & 
// (\my_processor|ALUOper|Add0~20_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & (((\my_processor|data_writeReg[10]~152_combout ))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|ALUOper|Add0~20_combout ),
	.datac(\my_processor|data_writeReg[10]~152_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~153 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[10]~154 (
// Equation(s):
// \my_processor|data_writeReg[10]~154_combout  = (\my_processor|data_writeReg[14]~330_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[10]~153_combout )))) # 
// (!\my_processor|data_writeReg[14]~330_combout  & (\my_processor|data_writeReg[15]~139_combout  & ((\my_processor|data_writeReg[10]~153_combout ))))

	.dataa(\my_processor|data_writeReg[14]~330_combout ),
	.datab(\my_processor|data_writeReg[15]~139_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|data_writeReg[10]~153_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[10]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[10]~154 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[10]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N3
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~431 (
// Equation(s):
// \my_regfile|data_readRegB[10]~431_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [10])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [10])))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [10]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~431 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[10]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~432 (
// Equation(s):
// \my_regfile|data_readRegB[10]~432_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[10]~431_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [10]))) # (!\my_regfile|data_readRegB[10]~431_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [10])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[10]~431_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~431_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~432 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[10]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[10]~154_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~443 (
// Equation(s):
// \my_regfile|data_readRegB[10]~443_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [10]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [10]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~443 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[10]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~444 (
// Equation(s):
// \my_regfile|data_readRegB[10]~444_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[10]~443_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [10]))) # (!\my_regfile|data_readRegB[10]~443_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [10])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[10]~443_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~444 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[10]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~445 (
// Equation(s):
// \my_regfile|data_readRegB[10]~445_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|data_readRegB[31]~653_combout )) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[10]~444_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [10]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~445 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[10]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~446 (
// Equation(s):
// \my_regfile|data_readRegB[10]~446_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[10]~445_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [10])) # (!\my_regfile|data_readRegB[10]~445_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [10]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[10]~445_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [10]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~446 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[10]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~433 (
// Equation(s):
// \my_regfile|data_readRegB[10]~433_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [10]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [10] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~433 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[10]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~434 (
// Equation(s):
// \my_regfile|data_readRegB[10]~434_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[10]~433_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [10]))) # (!\my_regfile|data_readRegB[10]~433_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [10])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[10]~433_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~434 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[10]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~440 (
// Equation(s):
// \my_regfile|data_readRegB[10]~440_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [10]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [10]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~440 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[10]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~441 (
// Equation(s):
// \my_regfile|data_readRegB[10]~441_combout  = (\my_regfile|data_readRegB[10]~440_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [10])) # (!\my_processor|ctrl_readRegB[0]~1_combout ))) # (!\my_regfile|data_readRegB[10]~440_combout  & 
// (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [10]))))

	.dataa(\my_regfile|data_readRegB[10]~440_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~441 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[10]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~435 (
// Equation(s):
// \my_regfile|data_readRegB[10]~435_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [10]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [10]))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [10]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~435 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[10]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~436 (
// Equation(s):
// \my_regfile|data_readRegB[10]~436_combout  = (\my_regfile|data_readRegB[10]~435_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [10]) # (!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[10]~435_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [10] & ((\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datab(\my_regfile|data_readRegB[10]~435_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~436 .lut_mask = 16'hE2CC;
defparam \my_regfile|data_readRegB[10]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~437 (
// Equation(s):
// \my_regfile|data_readRegB[10]~437_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [10])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [10])))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [10]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [10]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~437 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[10]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~438 (
// Equation(s):
// \my_regfile|data_readRegB[10]~438_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[10]~437_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [10])) # (!\my_regfile|data_readRegB[10]~437_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [10]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|data_readRegB[10]~437_combout ))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|data_readRegB[10]~437_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~438 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[10]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~439 (
// Equation(s):
// \my_regfile|data_readRegB[10]~439_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[10]~436_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[10]~438_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[10]~436_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[10]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~439 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[10]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~442 (
// Equation(s):
// \my_regfile|data_readRegB[10]~442_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[10]~439_combout  & ((\my_regfile|data_readRegB[10]~441_combout ))) # (!\my_regfile|data_readRegB[10]~439_combout  & 
// (\my_regfile|data_readRegB[10]~434_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[10]~439_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[10]~434_combout ),
	.datac(\my_regfile|data_readRegB[10]~441_combout ),
	.datad(\my_regfile|data_readRegB[10]~439_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~442 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[10]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~447 (
// Equation(s):
// \my_regfile|data_readRegB[10]~447_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[10]~442_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[10]~446_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[10]~446_combout ),
	.datad(\my_regfile|data_readRegB[10]~442_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~447_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~447 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[10]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y30_N11
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[10]~154_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout  = \my_processor|data_writeReg[10]~154_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[10]~154_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~448 (
// Equation(s):
// \my_regfile|data_readRegB[10]~448_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [10]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [10] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~448_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~448 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[10]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~449 (
// Equation(s):
// \my_regfile|data_readRegB[10]~449_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[10]~448_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [10])) # (!\my_regfile|data_readRegB[10]~448_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [10]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[10]~448_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [10]),
	.datad(\my_regfile|data_readRegB[10]~448_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~449_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~449 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[10]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[10]~450 (
// Equation(s):
// \my_regfile|data_readRegB[10]~450_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[10]~447_combout  & ((\my_regfile|data_readRegB[10]~449_combout ))) # (!\my_regfile|data_readRegB[10]~447_combout  & 
// (\my_regfile|data_readRegB[10]~432_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[10]~447_combout ))))

	.dataa(\my_regfile|data_readRegB[10]~432_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[10]~447_combout ),
	.datad(\my_regfile|data_readRegB[10]~449_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[10]~450_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[10]~450 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[10]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \my_processor|dataA[10]~21 (
// Equation(s):
// \my_processor|dataA[10]~21_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[10]~450_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[10]~555_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[10]~450_combout ),
	.datad(\my_regfile|data_readRegA[10]~555_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[10]~21 .lut_mask = 16'hD580;
defparam \my_processor|dataA[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add0~22 (
// Equation(s):
// \my_processor|ALUOper|Add0~22_combout  = (\my_processor|dataB[11]~20_combout  & ((\my_processor|dataA[11]~20_combout  & (\my_processor|ALUOper|Add0~21  & VCC)) # (!\my_processor|dataA[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )))) # 
// (!\my_processor|dataB[11]~20_combout  & ((\my_processor|dataA[11]~20_combout  & (!\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataA[11]~20_combout  & ((\my_processor|ALUOper|Add0~21 ) # (GND)))))
// \my_processor|ALUOper|Add0~23  = CARRY((\my_processor|dataB[11]~20_combout  & (!\my_processor|dataA[11]~20_combout  & !\my_processor|ALUOper|Add0~21 )) # (!\my_processor|dataB[11]~20_combout  & ((!\my_processor|ALUOper|Add0~21 ) # 
// (!\my_processor|dataA[11]~20_combout ))))

	.dataa(\my_processor|dataB[11]~20_combout ),
	.datab(\my_processor|dataA[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~21 ),
	.combout(\my_processor|ALUOper|Add0~22_combout ),
	.cout(\my_processor|ALUOper|Add0~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~24 (
// Equation(s):
// \my_processor|ALUOper|Add0~24_combout  = ((\my_processor|dataB[12]~19_combout  $ (\my_processor|dataA[12]~19_combout  $ (!\my_processor|ALUOper|Add0~23 )))) # (GND)
// \my_processor|ALUOper|Add0~25  = CARRY((\my_processor|dataB[12]~19_combout  & ((\my_processor|dataA[12]~19_combout ) # (!\my_processor|ALUOper|Add0~23 ))) # (!\my_processor|dataB[12]~19_combout  & (\my_processor|dataA[12]~19_combout  & 
// !\my_processor|ALUOper|Add0~23 )))

	.dataa(\my_processor|dataB[12]~19_combout ),
	.datab(\my_processor|dataA[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~23 ),
	.combout(\my_processor|ALUOper|Add0~24_combout ),
	.cout(\my_processor|ALUOper|Add0~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneive_lcell_comb \my_processor|getNPC|Add0~22 (
// Equation(s):
// \my_processor|getNPC|Add0~22_combout  = (\my_processor|pc_reg|q [11] & (!\my_processor|getNPC|Add0~21 )) # (!\my_processor|pc_reg|q [11] & ((\my_processor|getNPC|Add0~21 ) # (GND)))
// \my_processor|getNPC|Add0~23  = CARRY((!\my_processor|getNPC|Add0~21 ) # (!\my_processor|pc_reg|q [11]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~21 ),
	.combout(\my_processor|getNPC|Add0~22_combout ),
	.cout(\my_processor|getNPC|Add0~23 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~22 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneive_lcell_comb \my_processor|getBRes|Add0~0 (
// Equation(s):
// \my_processor|getBRes|Add0~0_combout  = (\my_processor|getNPC|Add0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\my_processor|getNPC|Add0~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0] & VCC))
// \my_processor|getBRes|Add0~1  = CARRY((\my_processor|getNPC|Add0~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\my_processor|getNPC|Add0~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_processor|getBRes|Add0~0_combout ),
	.cout(\my_processor|getBRes|Add0~1 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~0 .lut_mask = 16'h6688;
defparam \my_processor|getBRes|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneive_lcell_comb \my_processor|getBRes|Add0~2 (
// Equation(s):
// \my_processor|getBRes|Add0~2_combout  = (\my_processor|getNPC|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (\my_processor|getBRes|Add0~1  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & 
// (!\my_processor|getBRes|Add0~1 )))) # (!\my_processor|getNPC|Add0~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [1] & (!\my_processor|getBRes|Add0~1 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [1] & 
// ((\my_processor|getBRes|Add0~1 ) # (GND)))))
// \my_processor|getBRes|Add0~3  = CARRY((\my_processor|getNPC|Add0~2_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [1] & !\my_processor|getBRes|Add0~1 )) # (!\my_processor|getNPC|Add0~2_combout  & ((!\my_processor|getBRes|Add0~1 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\my_processor|getNPC|Add0~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~1 ),
	.combout(\my_processor|getBRes|Add0~2_combout ),
	.cout(\my_processor|getBRes|Add0~3 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~2 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cycloneive_lcell_comb \my_processor|getBRes|Add0~4 (
// Equation(s):
// \my_processor|getBRes|Add0~4_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [2] $ (\my_processor|getNPC|Add0~4_combout  $ (!\my_processor|getBRes|Add0~3 )))) # (GND)
// \my_processor|getBRes|Add0~5  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [2] & ((\my_processor|getNPC|Add0~4_combout ) # (!\my_processor|getBRes|Add0~3 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [2] & 
// (\my_processor|getNPC|Add0~4_combout  & !\my_processor|getBRes|Add0~3 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|getNPC|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~3 ),
	.combout(\my_processor|getBRes|Add0~4_combout ),
	.cout(\my_processor|getBRes|Add0~5 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~4 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneive_lcell_comb \my_processor|getBRes|Add0~6 (
// Equation(s):
// \my_processor|getBRes|Add0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|getNPC|Add0~6_combout  & (\my_processor|getBRes|Add0~5  & VCC)) # (!\my_processor|getNPC|Add0~6_combout  & (!\my_processor|getBRes|Add0~5 )))) 
// # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & ((\my_processor|getNPC|Add0~6_combout  & (!\my_processor|getBRes|Add0~5 )) # (!\my_processor|getNPC|Add0~6_combout  & ((\my_processor|getBRes|Add0~5 ) # (GND)))))
// \my_processor|getBRes|Add0~7  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [3] & (!\my_processor|getNPC|Add0~6_combout  & !\my_processor|getBRes|Add0~5 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [3] & 
// ((!\my_processor|getBRes|Add0~5 ) # (!\my_processor|getNPC|Add0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_processor|getNPC|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~5 ),
	.combout(\my_processor|getBRes|Add0~6_combout ),
	.cout(\my_processor|getBRes|Add0~7 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~6 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cycloneive_lcell_comb \my_processor|getBRes|Add0~8 (
// Equation(s):
// \my_processor|getBRes|Add0~8_combout  = ((\my_processor|getNPC|Add0~8_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [4] $ (!\my_processor|getBRes|Add0~7 )))) # (GND)
// \my_processor|getBRes|Add0~9  = CARRY((\my_processor|getNPC|Add0~8_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_processor|getBRes|Add0~7 ))) # (!\my_processor|getNPC|Add0~8_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [4] & !\my_processor|getBRes|Add0~7 )))

	.dataa(\my_processor|getNPC|Add0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~7 ),
	.combout(\my_processor|getBRes|Add0~8_combout ),
	.cout(\my_processor|getBRes|Add0~9 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~8 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneive_lcell_comb \my_processor|getBRes|Add0~10 (
// Equation(s):
// \my_processor|getBRes|Add0~10_combout  = (\my_processor|getNPC|Add0~10_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (\my_processor|getBRes|Add0~9  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & 
// (!\my_processor|getBRes|Add0~9 )))) # (!\my_processor|getNPC|Add0~10_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [5] & (!\my_processor|getBRes|Add0~9 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [5] & 
// ((\my_processor|getBRes|Add0~9 ) # (GND)))))
// \my_processor|getBRes|Add0~11  = CARRY((\my_processor|getNPC|Add0~10_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [5] & !\my_processor|getBRes|Add0~9 )) # (!\my_processor|getNPC|Add0~10_combout  & ((!\my_processor|getBRes|Add0~9 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|getNPC|Add0~10_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~9 ),
	.combout(\my_processor|getBRes|Add0~10_combout ),
	.cout(\my_processor|getBRes|Add0~11 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~10 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneive_lcell_comb \my_processor|getBRes|Add0~12 (
// Equation(s):
// \my_processor|getBRes|Add0~12_combout  = ((\my_processor|getNPC|Add0~12_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [6] $ (!\my_processor|getBRes|Add0~11 )))) # (GND)
// \my_processor|getBRes|Add0~13  = CARRY((\my_processor|getNPC|Add0~12_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [6]) # (!\my_processor|getBRes|Add0~11 ))) # (!\my_processor|getNPC|Add0~12_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [6] & !\my_processor|getBRes|Add0~11 )))

	.dataa(\my_processor|getNPC|Add0~12_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~11 ),
	.combout(\my_processor|getBRes|Add0~12_combout ),
	.cout(\my_processor|getBRes|Add0~13 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~12 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cycloneive_lcell_comb \my_processor|getBRes|Add0~14 (
// Equation(s):
// \my_processor|getBRes|Add0~14_combout  = (\my_processor|getNPC|Add0~14_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|getBRes|Add0~13  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (!\my_processor|getBRes|Add0~13 )))) # (!\my_processor|getNPC|Add0~14_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_processor|getBRes|Add0~13 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|getBRes|Add0~13 ) # (GND)))))
// \my_processor|getBRes|Add0~15  = CARRY((\my_processor|getNPC|Add0~14_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & !\my_processor|getBRes|Add0~13 )) # (!\my_processor|getNPC|Add0~14_combout  & ((!\my_processor|getBRes|Add0~13 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_processor|getNPC|Add0~14_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~13 ),
	.combout(\my_processor|getBRes|Add0~14_combout ),
	.cout(\my_processor|getBRes|Add0~15 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~14 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneive_lcell_comb \my_processor|getBRes|Add0~16 (
// Equation(s):
// \my_processor|getBRes|Add0~16_combout  = ((\my_processor|getNPC|Add0~16_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [8] $ (!\my_processor|getBRes|Add0~15 )))) # (GND)
// \my_processor|getBRes|Add0~17  = CARRY((\my_processor|getNPC|Add0~16_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (!\my_processor|getBRes|Add0~15 ))) # (!\my_processor|getNPC|Add0~16_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [8] & !\my_processor|getBRes|Add0~15 )))

	.dataa(\my_processor|getNPC|Add0~16_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~15 ),
	.combout(\my_processor|getBRes|Add0~16_combout ),
	.cout(\my_processor|getBRes|Add0~17 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~16 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneive_lcell_comb \my_processor|getBRes|Add0~18 (
// Equation(s):
// \my_processor|getBRes|Add0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|getNPC|Add0~18_combout  & (\my_processor|getBRes|Add0~17  & VCC)) # (!\my_processor|getNPC|Add0~18_combout  & (!\my_processor|getBRes|Add0~17 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|getNPC|Add0~18_combout  & (!\my_processor|getBRes|Add0~17 )) # (!\my_processor|getNPC|Add0~18_combout  & ((\my_processor|getBRes|Add0~17 ) # (GND)))))
// \my_processor|getBRes|Add0~19  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_processor|getNPC|Add0~18_combout  & !\my_processor|getBRes|Add0~17 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((!\my_processor|getBRes|Add0~17 ) # (!\my_processor|getNPC|Add0~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|getNPC|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~17 ),
	.combout(\my_processor|getBRes|Add0~18_combout ),
	.cout(\my_processor|getBRes|Add0~19 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~18 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneive_lcell_comb \my_processor|getBRes|Add0~20 (
// Equation(s):
// \my_processor|getBRes|Add0~20_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [10] $ (\my_processor|getNPC|Add0~20_combout  $ (!\my_processor|getBRes|Add0~19 )))) # (GND)
// \my_processor|getBRes|Add0~21  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|getNPC|Add0~20_combout ) # (!\my_processor|getBRes|Add0~19 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|getNPC|Add0~20_combout  & !\my_processor|getBRes|Add0~19 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|getNPC|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~19 ),
	.combout(\my_processor|getBRes|Add0~20_combout ),
	.cout(\my_processor|getBRes|Add0~21 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~20 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneive_lcell_comb \my_processor|getBRes|Add0~22 (
// Equation(s):
// \my_processor|getBRes|Add0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|getNPC|Add0~22_combout  & (\my_processor|getBRes|Add0~21  & VCC)) # (!\my_processor|getNPC|Add0~22_combout  & (!\my_processor|getBRes|Add0~21 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|getNPC|Add0~22_combout  & (!\my_processor|getBRes|Add0~21 )) # (!\my_processor|getNPC|Add0~22_combout  & ((\my_processor|getBRes|Add0~21 ) # (GND)))))
// \my_processor|getBRes|Add0~23  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [11] & (!\my_processor|getNPC|Add0~22_combout  & !\my_processor|getBRes|Add0~21 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((!\my_processor|getBRes|Add0~21 ) # (!\my_processor|getNPC|Add0~22_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~21 ),
	.combout(\my_processor|getBRes|Add0~22_combout ),
	.cout(\my_processor|getBRes|Add0~23 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~22 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneive_lcell_comb \my_processor|getBRes|Add0~24 (
// Equation(s):
// \my_processor|getBRes|Add0~24_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [12] $ (\my_processor|getNPC|Add0~24_combout  $ (!\my_processor|getBRes|Add0~23 )))) # (GND)
// \my_processor|getBRes|Add0~25  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [12] & ((\my_processor|getNPC|Add0~24_combout ) # (!\my_processor|getBRes|Add0~23 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [12] & 
// (\my_processor|getNPC|Add0~24_combout  & !\my_processor|getBRes|Add0~23 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|getNPC|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~23 ),
	.combout(\my_processor|getBRes|Add0~24_combout ),
	.cout(\my_processor|getBRes|Add0~25 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~24 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N8
cycloneive_lcell_comb \my_processor|npcRes[12]~88 (
// Equation(s):
// \my_processor|npcRes[12]~88_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~24_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~24_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~24_combout ),
	.datac(\my_processor|getNPC|Add0~24_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~88 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[12]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneive_lcell_comb \my_processor|npcRes[12]~87 (
// Equation(s):
// \my_processor|npcRes[12]~87_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~24_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_processor|getNPC|Add0~24_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~87 .lut_mask = 16'hFAFC;
defparam \my_processor|npcRes[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N14
cycloneive_lcell_comb \my_processor|npcRes[12]~89 (
// Equation(s):
// \my_processor|npcRes[12]~89_combout  = (\my_processor|npcRes[12]~87_combout  & (((\my_processor|npcRes[12]~88_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[12]~88_combout ),
	.datad(\my_processor|npcRes[12]~87_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~89 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[12]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneive_lcell_comb \my_processor|npcRes[12]~85 (
// Equation(s):
// \my_processor|npcRes[12]~85_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [12]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~85 .lut_mask = 16'hDDFF;
defparam \my_processor|npcRes[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneive_lcell_comb \my_processor|npcRes[12]~84 (
// Equation(s):
// \my_processor|npcRes[12]~84_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~24_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~24_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~24_combout ),
	.datac(\my_processor|getNPC|Add0~24_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~84 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneive_lcell_comb \my_processor|npcRes[12]~86 (
// Equation(s):
// \my_processor|npcRes[12]~86_combout  = (\my_processor|npcRes[12]~85_combout  & (\my_processor|npcRes[12]~84_combout  & ((\my_processor|getNPC|Add0~24_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~24_combout ),
	.datab(\my_processor|npcRes[12]~85_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[12]~84_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~86 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneive_lcell_comb \my_processor|npcRes[12]~90 (
// Equation(s):
// \my_processor|npcRes[12]~90_combout  = (\my_processor|npcRes[12]~89_combout  & (\my_processor|npcRes[12]~86_combout  & ((\my_regfile|data_readRegA[12]~512_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[12]~512_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[12]~89_combout ),
	.datad(\my_processor|npcRes[12]~86_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[12]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[12]~90 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[12]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N5
dffeas \my_processor|pc_reg|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[12]~90_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[12] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneive_lcell_comb \my_processor|getNPC|Add0~24 (
// Equation(s):
// \my_processor|getNPC|Add0~24_combout  = (\my_processor|pc_reg|q [12] & (\my_processor|getNPC|Add0~23  $ (GND))) # (!\my_processor|pc_reg|q [12] & (!\my_processor|getNPC|Add0~23  & VCC))
// \my_processor|getNPC|Add0~25  = CARRY((\my_processor|pc_reg|q [12] & !\my_processor|getNPC|Add0~23 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~23 ),
	.combout(\my_processor|getNPC|Add0~24_combout ),
	.cout(\my_processor|getNPC|Add0~25 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~24 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[12]~164 (
// Equation(s):
// \my_processor|data_writeReg[12]~164_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[12]~19_combout ) # (\my_processor|dataA[12]~19_combout ))) # 
// (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[12]~19_combout  & \my_processor|dataA[12]~19_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[4]~81_combout ))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataB[12]~19_combout ),
	.datad(\my_processor|dataA[12]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~164 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[12]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~63 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~63_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~49_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~62_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~63 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~64 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~38_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftLeft0~63_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~64 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~94_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_imem|altsyncram_component|auto_generated|q_a 
// [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~4_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~94 .lut_mask = 16'hF1E0;
defparam \my_processor|ALUOper|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[12]~162 (
// Equation(s):
// \my_processor|data_writeReg[12]~162_combout  = (\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|data_writeReg[14]~131_combout ) # ((\my_processor|ALUOper|ShiftRight0~94_combout )))) # (!\my_processor|data_writeReg[14]~132_combout  & 
// (!\my_processor|data_writeReg[14]~131_combout  & (\my_processor|ALUOper|ShiftLeft0~64_combout )))

	.dataa(\my_processor|data_writeReg[14]~132_combout ),
	.datab(\my_processor|data_writeReg[14]~131_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~162 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[12]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneive_lcell_comb \my_processor|data_writeReg[12]~163 (
// Equation(s):
// \my_processor|data_writeReg[12]~163_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[12]~162_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[12]~162_combout  & 
// (\my_processor|ALUOper|ShiftRight0~78_combout )) # (!\my_processor|data_writeReg[12]~162_combout  & ((\my_processor|ALUOper|ShiftRight0~76_combout )))))

	.dataa(\my_processor|data_writeReg[14]~130_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~78_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~76_combout ),
	.datad(\my_processor|data_writeReg[12]~162_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~163 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[12]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~22 (
// Equation(s):
// \my_processor|ALUOper|Add1~22_combout  = (\my_processor|dataA[11]~20_combout  & ((\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataB[11]~20_combout  & (\my_processor|ALUOper|Add1~21  & VCC)))) # 
// (!\my_processor|dataA[11]~20_combout  & ((\my_processor|dataB[11]~20_combout  & ((\my_processor|ALUOper|Add1~21 ) # (GND))) # (!\my_processor|dataB[11]~20_combout  & (!\my_processor|ALUOper|Add1~21 ))))
// \my_processor|ALUOper|Add1~23  = CARRY((\my_processor|dataA[11]~20_combout  & (\my_processor|dataB[11]~20_combout  & !\my_processor|ALUOper|Add1~21 )) # (!\my_processor|dataA[11]~20_combout  & ((\my_processor|dataB[11]~20_combout ) # 
// (!\my_processor|ALUOper|Add1~21 ))))

	.dataa(\my_processor|dataA[11]~20_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~21 ),
	.combout(\my_processor|ALUOper|Add1~22_combout ),
	.cout(\my_processor|ALUOper|Add1~23 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~22 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~24 (
// Equation(s):
// \my_processor|ALUOper|Add1~24_combout  = ((\my_processor|dataB[12]~19_combout  $ (\my_processor|dataA[12]~19_combout  $ (\my_processor|ALUOper|Add1~23 )))) # (GND)
// \my_processor|ALUOper|Add1~25  = CARRY((\my_processor|dataB[12]~19_combout  & (\my_processor|dataA[12]~19_combout  & !\my_processor|ALUOper|Add1~23 )) # (!\my_processor|dataB[12]~19_combout  & ((\my_processor|dataA[12]~19_combout ) # 
// (!\my_processor|ALUOper|Add1~23 ))))

	.dataa(\my_processor|dataB[12]~19_combout ),
	.datab(\my_processor|dataA[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~23 ),
	.combout(\my_processor|ALUOper|Add1~24_combout ),
	.cout(\my_processor|ALUOper|Add1~25 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~24 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[12]~165 (
// Equation(s):
// \my_processor|data_writeReg[12]~165_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[12]~164_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[12]~164_combout  & 
// (\my_processor|data_writeReg[12]~163_combout )) # (!\my_processor|data_writeReg[12]~164_combout  & ((\my_processor|ALUOper|Add1~24_combout )))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[12]~164_combout ),
	.datac(\my_processor|data_writeReg[12]~163_combout ),
	.datad(\my_processor|ALUOper|Add1~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~165 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[12]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[12]~166 (
// Equation(s):
// \my_processor|data_writeReg[12]~166_combout  = (\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|getNPC|Add0~24_combout ) # ((\my_processor|data_writeReg[14]~129_combout )))) # (!\my_processor|data_writeReg[14]~329_combout  & 
// (((!\my_processor|data_writeReg[14]~129_combout  & \my_processor|data_writeReg[12]~165_combout ))))

	.dataa(\my_processor|data_writeReg[14]~329_combout ),
	.datab(\my_processor|getNPC|Add0~24_combout ),
	.datac(\my_processor|data_writeReg[14]~129_combout ),
	.datad(\my_processor|data_writeReg[12]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~166 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[12]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \my_processor|data[12]~31 (
// Equation(s):
// \my_processor|data[12]~31_combout  = (((\my_regfile|data_readRegA[12]~502_combout  & \my_regfile|data_readRegA[12]~511_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[12]~502_combout ),
	.datac(\my_regfile|data_readRegA[12]~511_combout ),
	.datad(\my_regfile|data_readRegA[0]~94_combout ),
	.cin(gnd),
	.combout(\my_processor|data[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[12]~31 .lut_mask = 16'hD5FF;
defparam \my_processor|data[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \my_processor|data[13]~32 (
// Equation(s):
// \my_processor|data[13]~32_combout  = (((\my_regfile|data_readRegA[13]~480_combout  & \my_regfile|data_readRegA[13]~489_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[13]~480_combout ),
	.datad(\my_regfile|data_readRegA[13]~489_combout ),
	.cin(gnd),
	.combout(\my_processor|data[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[13]~32 .lut_mask = 16'hF777;
defparam \my_processor|data[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[13]~32_combout ,\my_processor|data[12]~31_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[12]~167 (
// Equation(s):
// \my_processor|data_writeReg[12]~167_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[12]~166_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [12]))) # (!\my_processor|data_writeReg[12]~166_combout  & 
// (\my_processor|ALUOper|Add0~24_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & (((\my_processor|data_writeReg[12]~166_combout ))))

	.dataa(\my_processor|ALUOper|Add0~24_combout ),
	.datab(\my_processor|data_writeReg[14]~129_combout ),
	.datac(\my_processor|data_writeReg[12]~166_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~167 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[12]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneive_lcell_comb \my_processor|data_writeReg[12]~168 (
// Equation(s):
// \my_processor|data_writeReg[12]~168_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [12] & ((\my_processor|data_writeReg[14]~330_combout ) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[12]~167_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [12] & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[12]~167_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datab(\my_processor|data_writeReg[14]~330_combout ),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[12]~167_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[12]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[12]~168 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[12]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[12] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[12]~168_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~391 (
// Equation(s):
// \my_regfile|data_readRegB[12]~391_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [12]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [12]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [12]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~391_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~391 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[12]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~392 (
// Equation(s):
// \my_regfile|data_readRegB[12]~392_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[12]~391_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [12])) # (!\my_regfile|data_readRegB[12]~391_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [12]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[12]~391_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [12]),
	.datad(\my_regfile|data_readRegB[12]~391_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~392_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~392 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[12]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~408 (
// Equation(s):
// \my_regfile|data_readRegB[12]~408_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [12]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [12] & !\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [12]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [12]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~408_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~408 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[12]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~409 (
// Equation(s):
// \my_regfile|data_readRegB[12]~409_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[12]~408_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [12])) # (!\my_regfile|data_readRegB[12]~408_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [12]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[12]~408_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [12]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[12]~408_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~409_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~409 .lut_mask = 16'hBCB0;
defparam \my_regfile|data_readRegB[12]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~403 (
// Equation(s):
// \my_regfile|data_readRegB[12]~403_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [12]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [12]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~403_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~403 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[12]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~404 (
// Equation(s):
// \my_regfile|data_readRegB[12]~404_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[12]~403_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [12])) # (!\my_regfile|data_readRegB[12]~403_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [12]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[12]~403_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [12]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [12]),
	.datad(\my_regfile|data_readRegB[12]~403_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~404_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~404 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[12]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~405 (
// Equation(s):
// \my_regfile|data_readRegB[12]~405_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[12]~404_combout ) # (\my_regfile|data_readRegB[31]~24_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [12] & ((!\my_regfile|data_readRegB[31]~24_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [12]),
	.datac(\my_regfile|data_readRegB[12]~404_combout ),
	.datad(\my_regfile|data_readRegB[31]~24_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~405_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~405 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[12]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~406 (
// Equation(s):
// \my_regfile|data_readRegB[12]~406_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[12]~405_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [12])) # (!\my_regfile|data_readRegB[12]~405_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [12]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[12]~405_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [12]),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[12]~405_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~406_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~406 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[12]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~400 (
// Equation(s):
// \my_regfile|data_readRegB[12]~400_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [12])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [12])))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~400_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~400 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[12]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~401 (
// Equation(s):
// \my_regfile|data_readRegB[12]~401_combout  = (\my_regfile|data_readRegB[12]~400_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [12])) # (!\my_processor|ctrl_readRegB[0]~1_combout ))) # (!\my_regfile|data_readRegB[12]~400_combout  & 
// (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [12])))

	.dataa(\my_regfile|data_readRegB[12]~400_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~401_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~401 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegB[12]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~393 (
// Equation(s):
// \my_regfile|data_readRegB[12]~393_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [12]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [12] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [12]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [12]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~393_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~393 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[12]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~394 (
// Equation(s):
// \my_regfile|data_readRegB[12]~394_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[12]~393_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [12])) # (!\my_regfile|data_readRegB[12]~393_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [12]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[12]~393_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [12]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [12]),
	.datad(\my_regfile|data_readRegB[12]~393_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~394_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~394 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[12]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~397 (
// Equation(s):
// \my_regfile|data_readRegB[12]~397_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [12])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [12])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [12]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [12]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~397_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~397 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[12]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~398 (
// Equation(s):
// \my_regfile|data_readRegB[12]~398_combout  = (\my_regfile|data_readRegB[12]~397_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [12]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[12]~397_combout  & 
// (((\my_regfile|regWriteCheck_loop[6].dffei|q [12] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [12]),
	.datab(\my_regfile|data_readRegB[12]~397_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [12]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~398_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~398 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[12]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~395 (
// Equation(s):
// \my_regfile|data_readRegB[12]~395_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [12]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [12] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [12]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [12]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~395_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~395 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[12]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~396 (
// Equation(s):
// \my_regfile|data_readRegB[12]~396_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[12]~395_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [12]))) # (!\my_regfile|data_readRegB[12]~395_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [12])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[12]~395_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [12]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [12]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|data_readRegB[12]~395_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~396_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~396 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[12]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~399 (
// Equation(s):
// \my_regfile|data_readRegB[12]~399_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|data_readRegB[12]~396_combout ))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[12]~398_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[12]~398_combout ),
	.datad(\my_regfile|data_readRegB[12]~396_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~399_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~399 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[12]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~402 (
// Equation(s):
// \my_regfile|data_readRegB[12]~402_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[12]~399_combout  & (\my_regfile|data_readRegB[12]~401_combout )) # (!\my_regfile|data_readRegB[12]~399_combout  & 
// ((\my_regfile|data_readRegB[12]~394_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[12]~399_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[12]~401_combout ),
	.datac(\my_regfile|data_readRegB[12]~394_combout ),
	.datad(\my_regfile|data_readRegB[12]~399_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~402_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~402 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[12]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~407 (
// Equation(s):
// \my_regfile|data_readRegB[12]~407_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[12]~402_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[12]~406_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[12]~406_combout ),
	.datad(\my_regfile|data_readRegB[12]~402_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~407_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~407 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[12]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[12]~410 (
// Equation(s):
// \my_regfile|data_readRegB[12]~410_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[12]~407_combout  & ((\my_regfile|data_readRegB[12]~409_combout ))) # (!\my_regfile|data_readRegB[12]~407_combout  & 
// (\my_regfile|data_readRegB[12]~392_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[12]~407_combout ))))

	.dataa(\my_regfile|data_readRegB[12]~392_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[12]~409_combout ),
	.datad(\my_regfile|data_readRegB[12]~407_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[12]~410_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[12]~410 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[12]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \my_processor|dataB[12]~19 (
// Equation(s):
// \my_processor|dataB[12]~19_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [12])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[12]~410_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_regfile|data_readRegB[12]~410_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[12]~19 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~26 (
// Equation(s):
// \my_processor|ALUOper|Add0~26_combout  = (\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~18_combout  & (\my_processor|ALUOper|Add0~25  & VCC)) # (!\my_processor|dataA[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )))) # 
// (!\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~18_combout  & (!\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataA[13]~18_combout  & ((\my_processor|ALUOper|Add0~25 ) # (GND)))))
// \my_processor|ALUOper|Add0~27  = CARRY((\my_processor|dataB[13]~18_combout  & (!\my_processor|dataA[13]~18_combout  & !\my_processor|ALUOper|Add0~25 )) # (!\my_processor|dataB[13]~18_combout  & ((!\my_processor|ALUOper|Add0~25 ) # 
// (!\my_processor|dataA[13]~18_combout ))))

	.dataa(\my_processor|dataB[13]~18_combout ),
	.datab(\my_processor|dataA[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~25 ),
	.combout(\my_processor|ALUOper|Add0~26_combout ),
	.cout(\my_processor|ALUOper|Add0~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~26 (
// Equation(s):
// \my_processor|ALUOper|Add1~26_combout  = (\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 )) # (!\my_processor|dataA[13]~18_combout  & ((\my_processor|ALUOper|Add1~25 ) # (GND))))) # 
// (!\my_processor|dataB[13]~18_combout  & ((\my_processor|dataA[13]~18_combout  & (\my_processor|ALUOper|Add1~25  & VCC)) # (!\my_processor|dataA[13]~18_combout  & (!\my_processor|ALUOper|Add1~25 ))))
// \my_processor|ALUOper|Add1~27  = CARRY((\my_processor|dataB[13]~18_combout  & ((!\my_processor|ALUOper|Add1~25 ) # (!\my_processor|dataA[13]~18_combout ))) # (!\my_processor|dataB[13]~18_combout  & (!\my_processor|dataA[13]~18_combout  & 
// !\my_processor|ALUOper|Add1~25 )))

	.dataa(\my_processor|dataB[13]~18_combout ),
	.datab(\my_processor|dataA[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~25 ),
	.combout(\my_processor|ALUOper|Add1~26_combout ),
	.cout(\my_processor|ALUOper|Add1~27 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~26 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~29_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~34_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~29_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~81 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|dataA[31]~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~31_combout ) # 
// ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[31]~0_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftRight0~31_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~97 .lut_mask = 16'hFE44;
defparam \my_processor|ALUOper|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~95_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~97_combout )))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~95 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~42 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~42_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~5_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [8]))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (((\my_processor|ALUOper|ShiftLeft0~41_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|ALUOper|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~42 .lut_mask = 16'h5D08;
defparam \my_processor|ALUOper|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~65 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~65_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[11]~20_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[13]~18_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[13]~18_combout ),
	.datad(\my_processor|dataA[11]~20_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~65 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~61_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~65_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~66 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~53_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~66_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~53_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~67 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~42_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~67_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~68 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \my_processor|data_writeReg[13]~169 (
// Equation(s):
// \my_processor|data_writeReg[13]~169_combout  = (\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftRight0~95_combout ) # ((\my_processor|data_writeReg[14]~131_combout )))) # (!\my_processor|data_writeReg[14]~132_combout  & 
// (((!\my_processor|data_writeReg[14]~131_combout  & \my_processor|ALUOper|ShiftLeft0~68_combout ))))

	.dataa(\my_processor|data_writeReg[14]~132_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.datac(\my_processor|data_writeReg[14]~131_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~169 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[13]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~36_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~40_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~40_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~80 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \my_processor|data_writeReg[13]~170 (
// Equation(s):
// \my_processor|data_writeReg[13]~170_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[13]~169_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[13]~169_combout  & 
// (\my_processor|ALUOper|ShiftRight0~81_combout )) # (!\my_processor|data_writeReg[13]~169_combout  & ((\my_processor|ALUOper|ShiftRight0~80_combout )))))

	.dataa(\my_processor|data_writeReg[14]~130_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datac(\my_processor|data_writeReg[13]~169_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~170 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[13]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[13]~171 (
// Equation(s):
// \my_processor|data_writeReg[13]~171_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[3]~63_combout ) # ((\my_processor|data_writeReg[13]~170_combout )))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (!\my_processor|data_writeReg[3]~63_combout  & (\my_processor|ALUOper|Add1~26_combout )))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|ALUOper|Add1~26_combout ),
	.datad(\my_processor|data_writeReg[13]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~171 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[13]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[13]~172 (
// Equation(s):
// \my_processor|data_writeReg[13]~172_combout  = (\my_processor|dataB[13]~18_combout  & ((\my_processor|data_writeReg[13]~171_combout ) # ((\my_processor|data_writeReg[3]~63_combout  & \my_processor|dataA[13]~18_combout )))) # 
// (!\my_processor|dataB[13]~18_combout  & (\my_processor|data_writeReg[13]~171_combout  & ((\my_processor|dataA[13]~18_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataB[13]~18_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|dataA[13]~18_combout ),
	.datad(\my_processor|data_writeReg[13]~171_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~172 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[13]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[13]~173 (
// Equation(s):
// \my_processor|data_writeReg[13]~173_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[14]~329_combout ) # ((\my_processor|ALUOper|Add0~26_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & 
// (!\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[13]~172_combout ))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|ALUOper|Add0~26_combout ),
	.datad(\my_processor|data_writeReg[13]~172_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~173 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[13]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneive_lcell_comb \my_processor|getBRes|Add0~26 (
// Equation(s):
// \my_processor|getBRes|Add0~26_combout  = (\my_processor|getNPC|Add0~26_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13] & (\my_processor|getBRes|Add0~25  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [13] & 
// (!\my_processor|getBRes|Add0~25 )))) # (!\my_processor|getNPC|Add0~26_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13] & (!\my_processor|getBRes|Add0~25 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [13] & 
// ((\my_processor|getBRes|Add0~25 ) # (GND)))))
// \my_processor|getBRes|Add0~27  = CARRY((\my_processor|getNPC|Add0~26_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [13] & !\my_processor|getBRes|Add0~25 )) # (!\my_processor|getNPC|Add0~26_combout  & ((!\my_processor|getBRes|Add0~25 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_processor|getNPC|Add0~26_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~25 ),
	.combout(\my_processor|getBRes|Add0~26_combout ),
	.cout(\my_processor|getBRes|Add0~27 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~26 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \my_processor|npcRes[13]~95 (
// Equation(s):
// \my_processor|npcRes[13]~95_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~26_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~26_combout ))

	.dataa(\my_processor|getBRes|Add0~26_combout ),
	.datab(gnd),
	.datac(\my_processor|getNPC|Add0~26_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~95 .lut_mask = 16'hF0AA;
defparam \my_processor|npcRes[13]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneive_lcell_comb \my_processor|npcRes[13]~94 (
// Equation(s):
// \my_processor|npcRes[13]~94_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~26_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|getNPC|Add0~26_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~94 .lut_mask = 16'hFAEE;
defparam \my_processor|npcRes[13]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \my_processor|npcRes[13]~96 (
// Equation(s):
// \my_processor|npcRes[13]~96_combout  = (\my_processor|npcRes[13]~94_combout  & ((\my_processor|npcRes[13]~95_combout ) # ((!\my_processor|checker|isB~1_combout ) # (!\my_processor|checker|isJ~0_combout ))))

	.dataa(\my_processor|npcRes[13]~95_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[13]~94_combout ),
	.datad(\my_processor|checker|isB~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~96 .lut_mask = 16'hB0F0;
defparam \my_processor|npcRes[13]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneive_lcell_comb \my_processor|npcRes[13]~92 (
// Equation(s):
// \my_processor|npcRes[13]~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [13]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|checker|isJ~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~92 .lut_mask = 16'hCFFF;
defparam \my_processor|npcRes[13]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneive_lcell_comb \my_processor|npcRes[13]~91 (
// Equation(s):
// \my_processor|npcRes[13]~91_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~26_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~26_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~26_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getNPC|Add0~26_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~91 .lut_mask = 16'hBBF3;
defparam \my_processor|npcRes[13]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \my_processor|npcRes[13]~93 (
// Equation(s):
// \my_processor|npcRes[13]~93_combout  = (\my_processor|npcRes[13]~92_combout  & (\my_processor|npcRes[13]~91_combout  & ((\my_processor|getNPC|Add0~26_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~26_combout ),
	.datab(\my_processor|npcRes[13]~92_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[13]~91_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~93 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[13]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneive_lcell_comb \my_processor|npcRes[13]~97 (
// Equation(s):
// \my_processor|npcRes[13]~97_combout  = (\my_processor|npcRes[13]~96_combout  & (\my_processor|npcRes[13]~93_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[13]~490_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_processor|npcRes[13]~96_combout ),
	.datac(\my_regfile|data_readRegA[13]~490_combout ),
	.datad(\my_processor|npcRes[13]~93_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[13]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[13]~97 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[13]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N15
dffeas \my_processor|pc_reg|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[13]~97_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[13] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N26
cycloneive_lcell_comb \my_processor|getNPC|Add0~26 (
// Equation(s):
// \my_processor|getNPC|Add0~26_combout  = (\my_processor|pc_reg|q [13] & (!\my_processor|getNPC|Add0~25 )) # (!\my_processor|pc_reg|q [13] & ((\my_processor|getNPC|Add0~25 ) # (GND)))
// \my_processor|getNPC|Add0~27  = CARRY((!\my_processor|getNPC|Add0~25 ) # (!\my_processor|pc_reg|q [13]))

	.dataa(\my_processor|pc_reg|q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~25 ),
	.combout(\my_processor|getNPC|Add0~26_combout ),
	.cout(\my_processor|getNPC|Add0~27 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~26 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \my_processor|data_writeReg[13]~174 (
// Equation(s):
// \my_processor|data_writeReg[13]~174_combout  = (\my_processor|data_writeReg[13]~173_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [13])) # (!\my_processor|data_writeReg[14]~329_combout ))) # (!\my_processor|data_writeReg[13]~173_combout  
// & (\my_processor|data_writeReg[14]~329_combout  & (\my_processor|getNPC|Add0~26_combout )))

	.dataa(\my_processor|data_writeReg[13]~173_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|getNPC|Add0~26_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~174 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[13]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[13]~175 (
// Equation(s):
// \my_processor|data_writeReg[13]~175_combout  = (\my_processor|data_writeReg[14]~330_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [13]) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[13]~174_combout )))) # 
// (!\my_processor|data_writeReg[14]~330_combout  & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[13]~174_combout ))))

	.dataa(\my_processor|data_writeReg[14]~330_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[13]~174_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[13]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[13]~175 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[13]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder_combout  = \my_processor|data_writeReg[13]~175_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[13]~175_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[13] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~388 (
// Equation(s):
// \my_regfile|data_readRegB[13]~388_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [13])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [13])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~388_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~388 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[13]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~389 (
// Equation(s):
// \my_regfile|data_readRegB[13]~389_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[13]~388_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [13])) # (!\my_regfile|data_readRegB[13]~388_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [13]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[13]~388_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [13]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[13]~388_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~389_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~389 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[13]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~381 (
// Equation(s):
// \my_regfile|data_readRegB[13]~381_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|regWriteCheck_loop[17].dffei|q [13]) # (\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [13] & ((!\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [13]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~381_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~381 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[13]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~382 (
// Equation(s):
// \my_regfile|data_readRegB[13]~382_combout  = (\my_regfile|data_readRegB[13]~381_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [13]) # (!\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[13]~381_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [13] & (\my_regfile|data_readRegB[31]~9_combout )))

	.dataa(\my_regfile|data_readRegB[13]~381_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [13]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~382_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~382 .lut_mask = 16'hEA4A;
defparam \my_regfile|data_readRegB[13]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~383 (
// Equation(s):
// \my_regfile|data_readRegB[13]~383_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [13])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [13])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~383_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~383 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[13]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~384 (
// Equation(s):
// \my_regfile|data_readRegB[13]~384_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[13]~383_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [13])) # (!\my_regfile|data_readRegB[13]~383_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [13]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[13]~383_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [13]),
	.datac(\my_regfile|data_readRegB[13]~383_combout ),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~384_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~384 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[13]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~385 (
// Equation(s):
// \my_regfile|data_readRegB[13]~385_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[13]~384_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [13]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [13]),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[13]~384_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~385_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~385 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[13]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~386 (
// Equation(s):
// \my_regfile|data_readRegB[13]~386_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[13]~385_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [13])) # (!\my_regfile|data_readRegB[13]~385_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [13]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[13]~385_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [13]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[13]~385_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~386_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~386 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[13]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~387 (
// Equation(s):
// \my_regfile|data_readRegB[13]~387_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[31]~651_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// (\my_regfile|data_readRegB[13]~382_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[13]~386_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[13]~382_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[13]~386_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~387_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~387 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[13]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~375 (
// Equation(s):
// \my_regfile|data_readRegB[13]~375_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [13])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [13])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~375 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[13]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~376 (
// Equation(s):
// \my_regfile|data_readRegB[13]~376_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[13]~375_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [13])) # (!\my_regfile|data_readRegB[13]~375_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [13]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[13]~375_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [13]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[13]~375_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~376 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[13]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~373 (
// Equation(s):
// \my_regfile|data_readRegB[13]~373_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [13])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [13])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [13]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [13]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~373 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[13]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~374 (
// Equation(s):
// \my_regfile|data_readRegB[13]~374_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[13]~373_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [13])) # (!\my_regfile|data_readRegB[13]~373_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [13]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[13]~373_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [13]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [13]),
	.datad(\my_regfile|data_readRegB[13]~373_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~374 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[13]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~377 (
// Equation(s):
// \my_regfile|data_readRegB[13]~377_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|data_readRegB[13]~374_combout ))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[13]~376_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[13]~376_combout ),
	.datad(\my_regfile|data_readRegB[13]~374_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~377 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[13]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~378 (
// Equation(s):
// \my_regfile|data_readRegB[13]~378_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [13]) # ((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (((\my_regfile|regWriteCheck_loop[26].dffei|q [13] & !\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [13]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~378 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[13]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~379 (
// Equation(s):
// \my_regfile|data_readRegB[13]~379_combout  = (\my_regfile|data_readRegB[13]~378_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [13]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[13]~378_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [13] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[13]~378_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [13]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~379 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[13]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~371 (
// Equation(s):
// \my_regfile|data_readRegB[13]~371_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [13]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [13] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [13]),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [13]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~371 .lut_mask = 16'hF0CA;
defparam \my_regfile|data_readRegB[13]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~372 (
// Equation(s):
// \my_regfile|data_readRegB[13]~372_combout  = (\my_regfile|data_readRegB[13]~371_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [13]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[13]~371_combout  & 
// (((\my_regfile|regWriteCheck_loop[19].dffei|q [13] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [13]),
	.datab(\my_regfile|data_readRegB[13]~371_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [13]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~372 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[13]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~380 (
// Equation(s):
// \my_regfile|data_readRegB[13]~380_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[13]~377_combout  & (\my_regfile|data_readRegB[13]~379_combout )) # (!\my_regfile|data_readRegB[13]~377_combout  & 
// ((\my_regfile|data_readRegB[13]~372_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[13]~377_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[13]~377_combout ),
	.datac(\my_regfile|data_readRegB[13]~379_combout ),
	.datad(\my_regfile|data_readRegB[13]~372_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~380 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[13]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[13]~390 (
// Equation(s):
// \my_regfile|data_readRegB[13]~390_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[13]~387_combout  & (\my_regfile|data_readRegB[13]~389_combout )) # (!\my_regfile|data_readRegB[13]~387_combout  & 
// ((\my_regfile|data_readRegB[13]~380_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[13]~387_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[13]~389_combout ),
	.datac(\my_regfile|data_readRegB[13]~387_combout ),
	.datad(\my_regfile|data_readRegB[13]~380_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[13]~390_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[13]~390 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[13]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \my_processor|dataB[13]~18 (
// Equation(s):
// \my_processor|dataB[13]~18_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [13])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// (\my_regfile|data_readRegB[13]~390_combout )))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[13]~390_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\my_processor|dataB[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[13]~18 .lut_mask = 16'hEC20;
defparam \my_processor|dataB[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~50_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~53_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~53_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~85 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~55_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~62_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~62_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~55_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~83 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~31_combout  & 
// ((\my_processor|dataA[30]~1_combout ))) # (!\my_processor|ALUOper|ShiftLeft0~31_combout  & (\my_processor|dataA[31]~0_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|dataA[30]~1_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~84 .lut_mask = 16'hB8AA;
defparam \my_processor|ALUOper|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~84_combout )))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~96 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~33_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~44_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~69 .lut_mask = 16'hACAC;
defparam \my_processor|ALUOper|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~15 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[12]~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[14]~17_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[14]~17_combout ),
	.datad(\my_processor|dataA[12]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~15 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~65_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~15_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~65_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~70 .lut_mask = 16'hAAF0;
defparam \my_processor|ALUOper|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~56_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~70_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~56_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~71 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~71_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~69_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~72 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[14]~176 (
// Equation(s):
// \my_processor|data_writeReg[14]~176_combout  = (\my_processor|data_writeReg[14]~131_combout  & (((\my_processor|data_writeReg[14]~132_combout )))) # (!\my_processor|data_writeReg[14]~131_combout  & ((\my_processor|data_writeReg[14]~132_combout  & 
// (\my_processor|ALUOper|ShiftRight0~96_combout )) # (!\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftLeft0~72_combout )))))

	.dataa(\my_processor|data_writeReg[14]~131_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.datac(\my_processor|data_writeReg[14]~132_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~176 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[14]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[14]~177 (
// Equation(s):
// \my_processor|data_writeReg[14]~177_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[14]~176_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[14]~176_combout  & 
// (\my_processor|ALUOper|ShiftRight0~85_combout )) # (!\my_processor|data_writeReg[14]~176_combout  & ((\my_processor|ALUOper|ShiftRight0~83_combout )))))

	.dataa(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datac(\my_processor|data_writeReg[14]~130_combout ),
	.datad(\my_processor|data_writeReg[14]~176_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~177 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[14]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \my_processor|data_writeReg[14]~179 (
// Equation(s):
// \my_processor|data_writeReg[14]~179_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[14]~178_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[14]~178_combout  & 
// ((\my_processor|data_writeReg[14]~177_combout ))) # (!\my_processor|data_writeReg[14]~178_combout  & (\my_processor|ALUOper|Add1~28_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[14]~178_combout ),
	.datac(\my_processor|ALUOper|Add1~28_combout ),
	.datad(\my_processor|data_writeReg[14]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~179 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[14]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \my_processor|npcRes[14]~101 (
// Equation(s):
// \my_processor|npcRes[14]~101_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~28_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|getNPC|Add0~28_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~101 .lut_mask = 16'hEEFA;
defparam \my_processor|npcRes[14]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneive_lcell_comb \my_processor|getBRes|Add0~28 (
// Equation(s):
// \my_processor|getBRes|Add0~28_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [14] $ (\my_processor|getNPC|Add0~28_combout  $ (!\my_processor|getBRes|Add0~27 )))) # (GND)
// \my_processor|getBRes|Add0~29  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [14] & ((\my_processor|getNPC|Add0~28_combout ) # (!\my_processor|getBRes|Add0~27 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [14] & 
// (\my_processor|getNPC|Add0~28_combout  & !\my_processor|getBRes|Add0~27 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|getNPC|Add0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~27 ),
	.combout(\my_processor|getBRes|Add0~28_combout ),
	.cout(\my_processor|getBRes|Add0~29 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \my_processor|npcRes[14]~102 (
// Equation(s):
// \my_processor|npcRes[14]~102_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~28_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~28_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~28_combout ),
	.datac(\my_processor|getBRes|Add0~28_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~102 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[14]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \my_processor|npcRes[14]~103 (
// Equation(s):
// \my_processor|npcRes[14]~103_combout  = (\my_processor|npcRes[14]~101_combout  & (((\my_processor|npcRes[14]~102_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[14]~101_combout ),
	.datad(\my_processor|npcRes[14]~102_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~103 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[14]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \my_processor|npcRes[14]~99 (
// Equation(s):
// \my_processor|npcRes[14]~99_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [14]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~99 .lut_mask = 16'hFF5F;
defparam \my_processor|npcRes[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneive_lcell_comb \my_processor|npcRes[14]~98 (
// Equation(s):
// \my_processor|npcRes[14]~98_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~28_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~28_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~28_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getBRes|Add0~28_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~98 .lut_mask = 16'hF3BB;
defparam \my_processor|npcRes[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \my_processor|npcRes[14]~100 (
// Equation(s):
// \my_processor|npcRes[14]~100_combout  = (\my_processor|npcRes[14]~99_combout  & (\my_processor|npcRes[14]~98_combout  & ((\my_processor|getNPC|Add0~28_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|npcRes[14]~99_combout ),
	.datab(\my_processor|getNPC|Add0~28_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[14]~98_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~100 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[14]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \my_processor|npcRes[14]~104 (
// Equation(s):
// \my_processor|npcRes[14]~104_combout  = (\my_processor|npcRes[14]~103_combout  & (\my_processor|npcRes[14]~100_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[14]~468_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[14]~468_combout ),
	.datac(\my_processor|npcRes[14]~103_combout ),
	.datad(\my_processor|npcRes[14]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[14]~104 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \my_processor|pc_reg|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[14]~104_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[14] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N28
cycloneive_lcell_comb \my_processor|getNPC|Add0~28 (
// Equation(s):
// \my_processor|getNPC|Add0~28_combout  = (\my_processor|pc_reg|q [14] & (\my_processor|getNPC|Add0~27  $ (GND))) # (!\my_processor|pc_reg|q [14] & (!\my_processor|getNPC|Add0~27  & VCC))
// \my_processor|getNPC|Add0~29  = CARRY((\my_processor|pc_reg|q [14] & !\my_processor|getNPC|Add0~27 ))

	.dataa(\my_processor|pc_reg|q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~27 ),
	.combout(\my_processor|getNPC|Add0~28_combout ),
	.cout(\my_processor|getNPC|Add0~29 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~28 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \my_processor|data_writeReg[14]~180 (
// Equation(s):
// \my_processor|data_writeReg[14]~180_combout  = (\my_processor|data_writeReg[14]~129_combout  & (((\my_processor|data_writeReg[14]~329_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[14]~329_combout  & 
// ((\my_processor|getNPC|Add0~28_combout ))) # (!\my_processor|data_writeReg[14]~329_combout  & (\my_processor|data_writeReg[14]~179_combout ))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|data_writeReg[14]~179_combout ),
	.datac(\my_processor|getNPC|Add0~28_combout ),
	.datad(\my_processor|data_writeReg[14]~329_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~180 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[14]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~28 (
// Equation(s):
// \my_processor|ALUOper|Add0~28_combout  = ((\my_processor|dataB[14]~17_combout  $ (\my_processor|dataA[14]~17_combout  $ (!\my_processor|ALUOper|Add0~27 )))) # (GND)
// \my_processor|ALUOper|Add0~29  = CARRY((\my_processor|dataB[14]~17_combout  & ((\my_processor|dataA[14]~17_combout ) # (!\my_processor|ALUOper|Add0~27 ))) # (!\my_processor|dataB[14]~17_combout  & (\my_processor|dataA[14]~17_combout  & 
// !\my_processor|ALUOper|Add0~27 )))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|dataA[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~27 ),
	.combout(\my_processor|ALUOper|Add0~28_combout ),
	.cout(\my_processor|ALUOper|Add0~29 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~28 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \my_processor|data[14]~33 (
// Equation(s):
// \my_processor|data[14]~33_combout  = (((\my_regfile|data_readRegA[14]~467_combout  & \my_regfile|data_readRegA[14]~458_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[14]~467_combout ),
	.datad(\my_regfile|data_readRegA[14]~458_combout ),
	.cin(gnd),
	.combout(\my_processor|data[14]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[14]~33 .lut_mask = 16'hF777;
defparam \my_processor|data[14]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~441 (
// Equation(s):
// \my_regfile|data_readRegA[15]~441_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [15] & ((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & (((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~441_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~441 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~440 (
// Equation(s):
// \my_regfile|data_readRegA[15]~440_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # ((\my_regfile|bca|bitcheck[24]~52_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [15]) # (\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~440_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~440 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[15]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~437 (
// Equation(s):
// \my_regfile|data_readRegA[15]~437_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[19].dffei|q [15]) # (!\my_regfile|bca|bitcheck[19]~56_combout ))) # (!\my_processor|ctrl_readRegA[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[19]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~437_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~437 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[15]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~438 (
// Equation(s):
// \my_regfile|data_readRegA[15]~438_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [15] & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~438_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~438 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[15]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~439 (
// Equation(s):
// \my_regfile|data_readRegA[15]~439_combout  = (\my_regfile|data_readRegA[15]~437_combout  & (\my_regfile|data_readRegA[15]~438_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [15]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|data_readRegA[15]~437_combout ),
	.datad(\my_regfile|data_readRegA[15]~438_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~439_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~439 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[15]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~442 (
// Equation(s):
// \my_regfile|data_readRegA[15]~442_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [15]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~442_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~442 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[15]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~443 (
// Equation(s):
// \my_regfile|data_readRegA[15]~443_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [15])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [15] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~443_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~443 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[15]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~444 (
// Equation(s):
// \my_regfile|data_readRegA[15]~444_combout  = (\my_regfile|data_readRegA[15]~442_combout  & (\my_regfile|data_readRegA[15]~443_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [15]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [15]),
	.datac(\my_regfile|data_readRegA[15]~442_combout ),
	.datad(\my_regfile|data_readRegA[15]~443_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~444_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~444 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[15]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~445 (
// Equation(s):
// \my_regfile|data_readRegA[15]~445_combout  = (\my_regfile|data_readRegA[15]~441_combout  & (\my_regfile|data_readRegA[15]~440_combout  & (\my_regfile|data_readRegA[15]~439_combout  & \my_regfile|data_readRegA[15]~444_combout )))

	.dataa(\my_regfile|data_readRegA[15]~441_combout ),
	.datab(\my_regfile|data_readRegA[15]~440_combout ),
	.datac(\my_regfile|data_readRegA[15]~439_combout ),
	.datad(\my_regfile|data_readRegA[15]~444_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~445_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~445 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \my_processor|data[15]~34 (
// Equation(s):
// \my_processor|data[15]~34_combout  = (((\my_regfile|data_readRegA[15]~436_combout  & \my_regfile|data_readRegA[15]~445_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[15]~436_combout ),
	.datad(\my_regfile|data_readRegA[15]~445_combout ),
	.cin(gnd),
	.combout(\my_processor|data[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[15]~34 .lut_mask = 16'hF777;
defparam \my_processor|data[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[15]~34_combout ,\my_processor|data[14]~33_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[14]~181 (
// Equation(s):
// \my_processor|data_writeReg[14]~181_combout  = (\my_processor|data_writeReg[14]~180_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|data_writeReg[14]~129_combout ))) # (!\my_processor|data_writeReg[14]~180_combout  
// & (\my_processor|data_writeReg[14]~129_combout  & (\my_processor|ALUOper|Add0~28_combout )))

	.dataa(\my_processor|data_writeReg[14]~180_combout ),
	.datab(\my_processor|data_writeReg[14]~129_combout ),
	.datac(\my_processor|ALUOper|Add0~28_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~181 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[14]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[14]~182 (
// Equation(s):
// \my_processor|data_writeReg[14]~182_combout  = (\my_processor|data_writeReg[14]~330_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [14]) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[14]~181_combout )))) # 
// (!\my_processor|data_writeReg[14]~330_combout  & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[14]~181_combout ))))

	.dataa(\my_processor|data_writeReg[14]~330_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[14]~181_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~182 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[14]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N1
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[14] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[14]~182_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~351 (
// Equation(s):
// \my_regfile|data_readRegB[14]~351_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[9].dffei|q [14])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [14]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~351_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~351 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[14]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~352 (
// Equation(s):
// \my_regfile|data_readRegB[14]~352_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[14]~351_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [14])) # (!\my_regfile|data_readRegB[14]~351_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [14]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[14]~351_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~351_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~352_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~352 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[14]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~368 (
// Equation(s):
// \my_regfile|data_readRegB[14]~368_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [14]) # ((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (((!\my_regfile|data_readRegB[31]~9_combout  & \my_regfile|regWriteCheck_loop[5].dffei|q [14]))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [14]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~368 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[14]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~369 (
// Equation(s):
// \my_regfile|data_readRegB[14]~369_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[14]~368_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [14])) # (!\my_regfile|data_readRegB[14]~368_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [14]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[14]~368_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~368_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~369 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[14]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~363 (
// Equation(s):
// \my_regfile|data_readRegB[14]~363_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [14])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [14])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [14]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~363 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[14]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~364 (
// Equation(s):
// \my_regfile|data_readRegB[14]~364_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[14]~363_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [14])) # (!\my_regfile|data_readRegB[14]~363_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [14]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[14]~363_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[14]~363_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~364 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[14]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~365 (
// Equation(s):
// \my_regfile|data_readRegB[14]~365_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[14]~364_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [14]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [14]),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[14]~364_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~365 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[14]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~366 (
// Equation(s):
// \my_regfile|data_readRegB[14]~366_combout  = (\my_regfile|data_readRegB[14]~365_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [14]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[14]~365_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [14] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~365_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~366 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[14]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~360 (
// Equation(s):
// \my_regfile|data_readRegB[14]~360_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [14])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [14])))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [14]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~360 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[14]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~361 (
// Equation(s):
// \my_regfile|data_readRegB[14]~361_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[14]~360_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [14])) # (!\my_regfile|data_readRegB[14]~360_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [14]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[14]~360_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~361 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[14]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~353 (
// Equation(s):
// \my_regfile|data_readRegB[14]~353_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [14]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [14] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~353_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~353 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[14]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~354 (
// Equation(s):
// \my_regfile|data_readRegB[14]~354_combout  = (\my_regfile|data_readRegB[14]~353_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [14]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[14]~353_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [14] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~353_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~354_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~354 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[14]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~357 (
// Equation(s):
// \my_regfile|data_readRegB[14]~357_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [14]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [14]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [14]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [14]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~357_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~357 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[14]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~358 (
// Equation(s):
// \my_regfile|data_readRegB[14]~358_combout  = (\my_regfile|data_readRegB[14]~357_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [14])) # (!\my_processor|ctrl_readRegB[2]~3_combout ))) # (!\my_regfile|data_readRegB[14]~357_combout  & 
// (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [14])))

	.dataa(\my_regfile|data_readRegB[14]~357_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~358_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~358 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegB[14]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~355 (
// Equation(s):
// \my_regfile|data_readRegB[14]~355_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [14])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [14])))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [14]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [14]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~355_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~355 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[14]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~356 (
// Equation(s):
// \my_regfile|data_readRegB[14]~356_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[14]~355_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [14]))) # (!\my_regfile|data_readRegB[14]~355_combout  & 
// (\my_regfile|regWriteCheck_loop[19].dffei|q [14])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[14]~355_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [14]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [14]),
	.datad(\my_regfile|data_readRegB[14]~355_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~356_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~356 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[14]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~359 (
// Equation(s):
// \my_regfile|data_readRegB[14]~359_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|data_readRegB[14]~356_combout ))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[14]~358_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[14]~358_combout ),
	.datad(\my_regfile|data_readRegB[14]~356_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~359_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~359 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[14]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~362 (
// Equation(s):
// \my_regfile|data_readRegB[14]~362_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[14]~359_combout  & (\my_regfile|data_readRegB[14]~361_combout )) # (!\my_regfile|data_readRegB[14]~359_combout  & 
// ((\my_regfile|data_readRegB[14]~354_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[14]~359_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~361_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[14]~354_combout ),
	.datad(\my_regfile|data_readRegB[14]~359_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~362 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[14]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~367 (
// Equation(s):
// \my_regfile|data_readRegB[14]~367_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[14]~362_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[14]~366_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[14]~366_combout ),
	.datad(\my_regfile|data_readRegB[14]~362_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~367 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[14]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[14]~370 (
// Equation(s):
// \my_regfile|data_readRegB[14]~370_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[14]~367_combout  & ((\my_regfile|data_readRegB[14]~369_combout ))) # (!\my_regfile|data_readRegB[14]~367_combout  & 
// (\my_regfile|data_readRegB[14]~352_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[14]~367_combout ))))

	.dataa(\my_regfile|data_readRegB[14]~352_combout ),
	.datab(\my_regfile|data_readRegB[14]~369_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[14]~367_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[14]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[14]~370 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[14]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \my_processor|dataB[14]~17 (
// Equation(s):
// \my_processor|dataB[14]~17_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [14])) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegB[14]~370_combout  & 
// \my_processor|checker|isBex~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[14]~370_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[14]~17 .lut_mask = 16'hB888;
defparam \my_processor|dataB[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~69 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~69_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~10_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~54_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~54_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~69 .lut_mask = 16'hE2E2;
defparam \my_processor|ALUOper|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~61_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~61_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~73 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~69_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~73_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~87 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y30_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~66 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~66_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~3_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~49_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~49_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~66 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~68 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~68_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~52_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~6_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~68 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~68_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~88 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~6 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~6_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[3]~28_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[3]~28_combout ),
	.datad(\my_processor|dataA[2]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~6 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~7 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~7_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|ALUOper|ShiftLeft0~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|ALUOper|ShiftLeft0~6_combout 
// ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~7 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~10 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~10_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~8_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~9_combout 
// )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~8_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~10 .lut_mask = 16'hBB88;
defparam \my_processor|ALUOper|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~11 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~11_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~7_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~10_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~11 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~17 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~17_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~15_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~16_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~16_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~17 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~14 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~14_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~13_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~13_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~14 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~18 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~18_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~14_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~17_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~18 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~73 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~73_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftLeft0~18_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~73 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \my_processor|data_writeReg[15]~183 (
// Equation(s):
// \my_processor|data_writeReg[15]~183_combout  = (\my_processor|data_writeReg[14]~131_combout  & (\my_processor|data_writeReg[14]~132_combout )) # (!\my_processor|data_writeReg[14]~131_combout  & ((\my_processor|data_writeReg[14]~132_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftLeft0~73_combout )))))

	.dataa(\my_processor|data_writeReg[14]~131_combout ),
	.datab(\my_processor|data_writeReg[14]~132_combout ),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~183 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[15]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \my_processor|data_writeReg[15]~184 (
// Equation(s):
// \my_processor|data_writeReg[15]~184_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[15]~183_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[15]~183_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~88_combout ))) # (!\my_processor|data_writeReg[15]~183_combout  & (\my_processor|ALUOper|ShiftRight0~87_combout ))))

	.dataa(\my_processor|data_writeReg[14]~130_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.datad(\my_processor|data_writeReg[15]~183_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~184 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[15]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[15]~185 (
// Equation(s):
// \my_processor|data_writeReg[15]~185_combout  = (\my_processor|data_writeReg[4]~81_combout  & (((\my_processor|data_writeReg[15]~184_combout ) # (\my_processor|data_writeReg[3]~63_combout )))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (\my_processor|ALUOper|Add1~30_combout  & ((!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|ALUOper|Add1~30_combout ),
	.datac(\my_processor|data_writeReg[15]~184_combout ),
	.datad(\my_processor|data_writeReg[3]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~185 .lut_mask = 16'hAAE4;
defparam \my_processor|data_writeReg[15]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[15]~186 (
// Equation(s):
// \my_processor|data_writeReg[15]~186_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataB[15]~16_combout  & ((\my_processor|dataA[15]~16_combout ) # (\my_processor|data_writeReg[15]~185_combout ))) # 
// (!\my_processor|dataB[15]~16_combout  & (\my_processor|dataA[15]~16_combout  & \my_processor|data_writeReg[15]~185_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[15]~185_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(\my_processor|dataA[15]~16_combout ),
	.datad(\my_processor|data_writeReg[15]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~186 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[15]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \my_processor|data_writeReg[15]~187 (
// Equation(s):
// \my_processor|data_writeReg[15]~187_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[14]~329_combout ) # ((\my_processor|ALUOper|Add0~30_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & 
// (!\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[15]~186_combout ))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|ALUOper|Add0~30_combout ),
	.datad(\my_processor|data_writeReg[15]~186_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~187 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[15]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[15]~188 (
// Equation(s):
// \my_processor|data_writeReg[15]~188_combout  = (\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[15]~187_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [15]))) # (!\my_processor|data_writeReg[15]~187_combout  & 
// (\my_processor|getNPC|Add0~30_combout )))) # (!\my_processor|data_writeReg[14]~329_combout  & (((\my_processor|data_writeReg[15]~187_combout ))))

	.dataa(\my_processor|getNPC|Add0~30_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|data_writeReg[15]~187_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~188 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[15]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \my_processor|data_writeReg[15]~189 (
// Equation(s):
// \my_processor|data_writeReg[15]~189_combout  = (\my_processor|data_writeReg[15]~139_combout  & ((\my_processor|data_writeReg[15]~188_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [15] & \my_processor|data_writeReg[14]~330_combout )))) # 
// (!\my_processor|data_writeReg[15]~139_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [15] & (\my_processor|data_writeReg[14]~330_combout )))

	.dataa(\my_processor|data_writeReg[15]~139_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|data_writeReg[14]~330_combout ),
	.datad(\my_processor|data_writeReg[15]~188_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~189 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[15]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[15]~189_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~430 (
// Equation(s):
// \my_regfile|data_readRegA[15]~430_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [15] & ((\my_regfile|bca|bitcheck[8]~69_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|bca|bitcheck[8]~69_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [15]))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~430_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~430 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[15]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~431 (
// Equation(s):
// \my_regfile|data_readRegA[15]~431_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [15])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [15]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~431_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~431 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[15]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~432 (
// Equation(s):
// \my_regfile|data_readRegA[15]~432_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [15] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [15]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [15]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [15]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~432_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~432 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[15]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~434 (
// Equation(s):
// \my_regfile|data_readRegA[15]~434_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [15] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [15]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [15]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~434_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~434 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[15]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~433 (
// Equation(s):
// \my_regfile|data_readRegA[15]~433_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [15] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [15]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [15] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [15]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~433_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~433 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[15]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~435 (
// Equation(s):
// \my_regfile|data_readRegA[15]~435_combout  = (\my_regfile|data_readRegA[15]~431_combout  & (\my_regfile|data_readRegA[15]~432_combout  & (\my_regfile|data_readRegA[15]~434_combout  & \my_regfile|data_readRegA[15]~433_combout )))

	.dataa(\my_regfile|data_readRegA[15]~431_combout ),
	.datab(\my_regfile|data_readRegA[15]~432_combout ),
	.datac(\my_regfile|data_readRegA[15]~434_combout ),
	.datad(\my_regfile|data_readRegA[15]~433_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~435_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~435 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~797 (
// Equation(s):
// \my_regfile|data_readRegA[15]~797_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # (((\my_regfile|regWriteCheck_loop[2].dffei|q [15]) # (\my_processor|ctrl_readRegA[3]~8_combout )) # (!\my_regfile|bca|bitcheck[3]~31_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [15]),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~797_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~797 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[15]~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~427 (
// Equation(s):
// \my_regfile|data_readRegA[15]~427_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [15]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~427_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~427 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[15]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~426 (
// Equation(s):
// \my_regfile|data_readRegA[15]~426_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [15]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [15]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [15]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [15]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~426_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~426 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[15]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~425 (
// Equation(s):
// \my_regfile|data_readRegA[15]~425_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [15])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [15])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [15]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~425_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~425 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[15]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~428 (
// Equation(s):
// \my_regfile|data_readRegA[15]~428_combout  = (\my_regfile|data_readRegA[15]~797_combout  & (\my_regfile|data_readRegA[15]~427_combout  & (\my_regfile|data_readRegA[15]~426_combout  & \my_regfile|data_readRegA[15]~425_combout )))

	.dataa(\my_regfile|data_readRegA[15]~797_combout ),
	.datab(\my_regfile|data_readRegA[15]~427_combout ),
	.datac(\my_regfile|data_readRegA[15]~426_combout ),
	.datad(\my_regfile|data_readRegA[15]~425_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~428_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~428 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~429 (
// Equation(s):
// \my_regfile|data_readRegA[15]~429_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [15] & (((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [15])))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [15] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [15]))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [15]),
	.datab(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [15]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~429_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~429 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[15]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~436 (
// Equation(s):
// \my_regfile|data_readRegA[15]~436_combout  = (\my_regfile|data_readRegA[15]~430_combout  & (\my_regfile|data_readRegA[15]~435_combout  & (\my_regfile|data_readRegA[15]~428_combout  & \my_regfile|data_readRegA[15]~429_combout )))

	.dataa(\my_regfile|data_readRegA[15]~430_combout ),
	.datab(\my_regfile|data_readRegA[15]~435_combout ),
	.datac(\my_regfile|data_readRegA[15]~428_combout ),
	.datad(\my_regfile|data_readRegA[15]~429_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~436_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~436 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[15]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[15]~446 (
// Equation(s):
// \my_regfile|data_readRegA[15]~446_combout  = ((\my_regfile|data_readRegA[15]~436_combout  & \my_regfile|data_readRegA[15]~445_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[15]~436_combout ),
	.datad(\my_regfile|data_readRegA[15]~445_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[15]~446_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[15]~446 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[15]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \my_processor|npcRes[15]~106 (
// Equation(s):
// \my_processor|npcRes[15]~106_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [15]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~106 .lut_mask = 16'hDDFF;
defparam \my_processor|npcRes[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneive_lcell_comb \my_processor|getBRes|Add0~30 (
// Equation(s):
// \my_processor|getBRes|Add0~30_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|getNPC|Add0~30_combout  & (\my_processor|getBRes|Add0~29  & VCC)) # (!\my_processor|getNPC|Add0~30_combout  & (!\my_processor|getBRes|Add0~29 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & ((\my_processor|getNPC|Add0~30_combout  & (!\my_processor|getBRes|Add0~29 )) # (!\my_processor|getNPC|Add0~30_combout  & ((\my_processor|getBRes|Add0~29 ) # (GND)))))
// \my_processor|getBRes|Add0~31  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [15] & (!\my_processor|getNPC|Add0~30_combout  & !\my_processor|getBRes|Add0~29 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [15] & 
// ((!\my_processor|getBRes|Add0~29 ) # (!\my_processor|getNPC|Add0~30_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\my_processor|getNPC|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~29 ),
	.combout(\my_processor|getBRes|Add0~30_combout ),
	.cout(\my_processor|getBRes|Add0~31 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~30 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \my_processor|npcRes[15]~105 (
// Equation(s):
// \my_processor|npcRes[15]~105_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~30_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~30_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~30_combout ),
	.datab(\my_processor|getBRes|Add0~30_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|checker|isBlt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~105 .lut_mask = 16'hCAFF;
defparam \my_processor|npcRes[15]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \my_processor|npcRes[15]~107 (
// Equation(s):
// \my_processor|npcRes[15]~107_combout  = (\my_processor|npcRes[15]~106_combout  & (\my_processor|npcRes[15]~105_combout  & ((\my_processor|getNPC|Add0~30_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~30_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[15]~106_combout ),
	.datad(\my_processor|npcRes[15]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~107 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \my_processor|npcRes[15]~108 (
// Equation(s):
// \my_processor|npcRes[15]~108_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~30_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [15]),
	.datac(\my_processor|getNPC|Add0~30_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~108 .lut_mask = 16'hFAEE;
defparam \my_processor|npcRes[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \my_processor|npcRes[15]~109 (
// Equation(s):
// \my_processor|npcRes[15]~109_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~30_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~30_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~30_combout ),
	.datac(\my_processor|getNPC|Add0~30_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~109 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \my_processor|npcRes[15]~110 (
// Equation(s):
// \my_processor|npcRes[15]~110_combout  = (\my_processor|npcRes[15]~108_combout  & (((\my_processor|npcRes[15]~109_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[15]~108_combout ),
	.datad(\my_processor|npcRes[15]~109_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~110 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \my_processor|npcRes[15]~111 (
// Equation(s):
// \my_processor|npcRes[15]~111_combout  = (\my_processor|npcRes[15]~107_combout  & (\my_processor|npcRes[15]~110_combout  & ((\my_regfile|data_readRegA[15]~446_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[15]~446_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[15]~107_combout ),
	.datad(\my_processor|npcRes[15]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[15]~111 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N19
dffeas \my_processor|pc_reg|q[15] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[15]~111_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[15] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneive_lcell_comb \my_processor|getNPC|Add0~30 (
// Equation(s):
// \my_processor|getNPC|Add0~30_combout  = (\my_processor|pc_reg|q [15] & (!\my_processor|getNPC|Add0~29 )) # (!\my_processor|pc_reg|q [15] & ((\my_processor|getNPC|Add0~29 ) # (GND)))
// \my_processor|getNPC|Add0~31  = CARRY((!\my_processor|getNPC|Add0~29 ) # (!\my_processor|pc_reg|q [15]))

	.dataa(\my_processor|pc_reg|q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~29 ),
	.combout(\my_processor|getNPC|Add0~30_combout ),
	.cout(\my_processor|getNPC|Add0~31 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~30 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneive_lcell_comb \my_processor|getBRes|Add0~32 (
// Equation(s):
// \my_processor|getBRes|Add0~32_combout  = ((\my_processor|getNPC|Add0~32_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|getBRes|Add0~31 )))) # (GND)
// \my_processor|getBRes|Add0~33  = CARRY((\my_processor|getNPC|Add0~32_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|getBRes|Add0~31 ))) # (!\my_processor|getNPC|Add0~32_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~31 )))

	.dataa(\my_processor|getNPC|Add0~32_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~31 ),
	.combout(\my_processor|getBRes|Add0~32_combout ),
	.cout(\my_processor|getBRes|Add0~33 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~32 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \my_processor|npcRes[16]~116 (
// Equation(s):
// \my_processor|npcRes[16]~116_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~32_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~32_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~32_combout ),
	.datac(\my_processor|getBRes|Add0~32_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~116 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[16]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \my_processor|npcRes[16]~115 (
// Equation(s):
// \my_processor|npcRes[16]~115_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~32_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|getNPC|Add0~32_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~115 .lut_mask = 16'hFAFC;
defparam \my_processor|npcRes[16]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \my_processor|npcRes[16]~117 (
// Equation(s):
// \my_processor|npcRes[16]~117_combout  = (\my_processor|npcRes[16]~115_combout  & (((\my_processor|npcRes[16]~116_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[16]~116_combout ),
	.datad(\my_processor|npcRes[16]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~117 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[16]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \my_processor|npcRes[16]~113 (
// Equation(s):
// \my_processor|npcRes[16]~113_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|checker|isJ~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~113 .lut_mask = 16'hCFFF;
defparam \my_processor|npcRes[16]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \my_processor|npcRes[16]~112 (
// Equation(s):
// \my_processor|npcRes[16]~112_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~32_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~32_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~32_combout ),
	.datab(\my_processor|getNPC|Add0~32_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|checker|isBlt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~112 .lut_mask = 16'hACFF;
defparam \my_processor|npcRes[16]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \my_processor|npcRes[16]~114 (
// Equation(s):
// \my_processor|npcRes[16]~114_combout  = (\my_processor|npcRes[16]~113_combout  & (\my_processor|npcRes[16]~112_combout  & ((\my_processor|getNPC|Add0~32_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|npcRes[16]~113_combout ),
	.datab(\my_processor|getNPC|Add0~32_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[16]~112_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~114 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[16]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \my_processor|npcRes[16]~118 (
// Equation(s):
// \my_processor|npcRes[16]~118_combout  = (\my_processor|npcRes[16]~117_combout  & (\my_processor|npcRes[16]~114_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[16]~424_combout ))))

	.dataa(\my_processor|npcRes[16]~117_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_regfile|data_readRegA[16]~424_combout ),
	.datad(\my_processor|npcRes[16]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[16]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[16]~118 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[16]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N21
dffeas \my_processor|pc_reg|q[16] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[16]~118_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[16] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
cycloneive_lcell_comb \my_processor|getNPC|Add0~32 (
// Equation(s):
// \my_processor|getNPC|Add0~32_combout  = (\my_processor|pc_reg|q [16] & (\my_processor|getNPC|Add0~31  $ (GND))) # (!\my_processor|pc_reg|q [16] & (!\my_processor|getNPC|Add0~31  & VCC))
// \my_processor|getNPC|Add0~33  = CARRY((\my_processor|pc_reg|q [16] & !\my_processor|getNPC|Add0~31 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~31 ),
	.combout(\my_processor|getNPC|Add0~32_combout ),
	.cout(\my_processor|getNPC|Add0~33 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~32 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneive_lcell_comb \my_processor|getBRes|Add0~34 (
// Equation(s):
// \my_processor|getBRes|Add0~34_combout  = (\my_processor|getNPC|Add0~34_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|getBRes|Add0~33  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|getBRes|Add0~33 )))) # (!\my_processor|getNPC|Add0~34_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getBRes|Add0~33 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|getBRes|Add0~33 ) # (GND)))))
// \my_processor|getBRes|Add0~35  = CARRY((\my_processor|getNPC|Add0~34_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~33 )) # (!\my_processor|getNPC|Add0~34_combout  & ((!\my_processor|getBRes|Add0~33 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|getNPC|Add0~34_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~33 ),
	.combout(\my_processor|getBRes|Add0~34_combout ),
	.cout(\my_processor|getBRes|Add0~35 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneive_lcell_comb \my_processor|npcRes[17]~119 (
// Equation(s):
// \my_processor|npcRes[17]~119_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~34_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~34_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~34_combout ),
	.datab(\my_processor|getBRes|Add0~34_combout ),
	.datac(\my_processor|checker|isBlt~0_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~119 .lut_mask = 16'hCFAF;
defparam \my_processor|npcRes[17]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cycloneive_lcell_comb \my_processor|npcRes[17]~121 (
// Equation(s):
// \my_processor|npcRes[17]~121_combout  = (\my_processor|npcRes[17]~120_combout  & (\my_processor|npcRes[17]~119_combout  & ((\my_processor|getNPC|Add0~34_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~34_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[17]~120_combout ),
	.datad(\my_processor|npcRes[17]~119_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~121 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneive_lcell_comb \my_processor|npcRes[17]~123 (
// Equation(s):
// \my_processor|npcRes[17]~123_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~34_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~34_combout )))

	.dataa(\my_processor|getNPC|Add0~34_combout ),
	.datab(\my_processor|getBRes|Add0~34_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~123 .lut_mask = 16'hAACC;
defparam \my_processor|npcRes[17]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneive_lcell_comb \my_processor|npcRes[17]~122 (
// Equation(s):
// \my_processor|npcRes[17]~122_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~34_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|getNPC|Add0~34_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~122 .lut_mask = 16'hFCFA;
defparam \my_processor|npcRes[17]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cycloneive_lcell_comb \my_processor|npcRes[17]~124 (
// Equation(s):
// \my_processor|npcRes[17]~124_combout  = (\my_processor|npcRes[17]~122_combout  & (((\my_processor|npcRes[17]~123_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[17]~123_combout ),
	.datad(\my_processor|npcRes[17]~122_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~124 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[17]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneive_lcell_comb \my_processor|npcRes[17]~125 (
// Equation(s):
// \my_processor|npcRes[17]~125_combout  = (\my_processor|npcRes[17]~121_combout  & (\my_processor|npcRes[17]~124_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[17]~402_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[17]~402_combout ),
	.datac(\my_processor|npcRes[17]~121_combout ),
	.datad(\my_processor|npcRes[17]~124_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[17]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[17]~125 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[17]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \my_processor|pc_reg|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[17]~125_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[17] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N2
cycloneive_lcell_comb \my_processor|getNPC|Add0~34 (
// Equation(s):
// \my_processor|getNPC|Add0~34_combout  = (\my_processor|pc_reg|q [17] & (!\my_processor|getNPC|Add0~33 )) # (!\my_processor|pc_reg|q [17] & ((\my_processor|getNPC|Add0~33 ) # (GND)))
// \my_processor|getNPC|Add0~35  = CARRY((!\my_processor|getNPC|Add0~33 ) # (!\my_processor|pc_reg|q [17]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~33 ),
	.combout(\my_processor|getNPC|Add0~34_combout ),
	.cout(\my_processor|getNPC|Add0~35 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~34 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[17]~202 (
// Equation(s):
// \my_processor|data_writeReg[17]~202_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [17])) # (!\my_processor|checker|isSetx~1_combout  & 
// ((\my_processor|getNPC|Add0~34_combout )))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_processor|getNPC|Add0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~202 .lut_mask = 16'h0D08;
defparam \my_processor|data_writeReg[17]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \my_processor|dataB[17]~14 (
// Equation(s):
// \my_processor|dataB[17]~14_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[17]~310_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_regfile|data_readRegB[17]~310_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[17]~14 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add0~34 (
// Equation(s):
// \my_processor|ALUOper|Add0~34_combout  = (\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~14_combout  & (\my_processor|ALUOper|Add0~33  & VCC)) # (!\my_processor|dataA[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )))) # 
// (!\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~14_combout  & (!\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataA[17]~14_combout  & ((\my_processor|ALUOper|Add0~33 ) # (GND)))))
// \my_processor|ALUOper|Add0~35  = CARRY((\my_processor|dataB[17]~14_combout  & (!\my_processor|dataA[17]~14_combout  & !\my_processor|ALUOper|Add0~33 )) # (!\my_processor|dataB[17]~14_combout  & ((!\my_processor|ALUOper|Add0~33 ) # 
// (!\my_processor|dataA[17]~14_combout ))))

	.dataa(\my_processor|dataB[17]~14_combout ),
	.datab(\my_processor|dataA[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~33 ),
	.combout(\my_processor|ALUOper|Add0~34_combout ),
	.cout(\my_processor|ALUOper|Add0~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~34 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[17]~203 (
// Equation(s):
// \my_processor|data_writeReg[17]~203_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((!\my_processor|data_writeReg[17]~197_combout ))) # (!\my_processor|data_writeReg[17]~196_combout  & (\my_processor|ALUOper|Add0~34_combout  & 
// \my_processor|data_writeReg[17]~197_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~34_combout ),
	.datac(\my_processor|data_writeReg[17]~196_combout ),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~203 .lut_mask = 16'h0CF0;
defparam \my_processor|data_writeReg[17]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \my_processor|data_writeReg[17]~205 (
// Equation(s):
// \my_processor|data_writeReg[17]~205_combout  = (\my_processor|dataA[17]~14_combout  & ((\my_processor|dataB[17]~14_combout ) # (\my_processor|data_writeReg[4]~81_combout ))) # (!\my_processor|dataA[17]~14_combout  & (\my_processor|dataB[17]~14_combout  & 
// \my_processor|data_writeReg[4]~81_combout ))

	.dataa(\my_processor|dataA[17]~14_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~205 .lut_mask = 16'hEE88;
defparam \my_processor|data_writeReg[17]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|Add1~34 (
// Equation(s):
// \my_processor|ALUOper|Add1~34_combout  = (\my_processor|dataA[17]~14_combout  & ((\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataB[17]~14_combout  & (\my_processor|ALUOper|Add1~33  & VCC)))) # 
// (!\my_processor|dataA[17]~14_combout  & ((\my_processor|dataB[17]~14_combout  & ((\my_processor|ALUOper|Add1~33 ) # (GND))) # (!\my_processor|dataB[17]~14_combout  & (!\my_processor|ALUOper|Add1~33 ))))
// \my_processor|ALUOper|Add1~35  = CARRY((\my_processor|dataA[17]~14_combout  & (\my_processor|dataB[17]~14_combout  & !\my_processor|ALUOper|Add1~33 )) # (!\my_processor|dataA[17]~14_combout  & ((\my_processor|dataB[17]~14_combout ) # 
// (!\my_processor|ALUOper|Add1~33 ))))

	.dataa(\my_processor|dataA[17]~14_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~33 ),
	.combout(\my_processor|ALUOper|Add1~34_combout ),
	.cout(\my_processor|ALUOper|Add1~35 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~34 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~107 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~107_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// \my_processor|ALUOper|ShiftLeft0~5_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~107 .lut_mask = 16'h0100;
defparam \my_processor|ALUOper|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~78 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~78_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[15]~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~14_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[17]~14_combout ),
	.datad(\my_processor|dataA[15]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~78 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~79 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~79_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~75_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~78_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftLeft0~75_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~79 .lut_mask = 16'hDD88;
defparam \my_processor|ALUOper|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~80 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~80_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~66_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~79_combout 
// )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~66_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~80 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[17]~206 (
// Equation(s):
// \my_processor|data_writeReg[17]~206_combout  = (\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[17]~191_combout ) # ((\my_processor|ALUOper|ShiftLeft0~107_combout )))) # (!\my_processor|data_writeReg[17]~190_combout  & 
// (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|ALUOper|ShiftLeft0~80_combout ))))

	.dataa(\my_processor|data_writeReg[17]~190_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~107_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~206 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[17]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[17]~207 (
// Equation(s):
// \my_processor|data_writeReg[17]~207_combout  = (\my_processor|data_writeReg[17]~206_combout  & (((\my_processor|ALUOper|ShiftRight0~38_combout )) # (!\my_processor|data_writeReg[17]~191_combout ))) # (!\my_processor|data_writeReg[17]~206_combout  & 
// (\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|ALUOper|ShiftLeft0~54_combout ))))

	.dataa(\my_processor|data_writeReg[17]~206_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~207 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[17]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \my_processor|data_writeReg[17]~208 (
// Equation(s):
// \my_processor|data_writeReg[17]~208_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[17]~207_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|Add1~34_combout ))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add1~34_combout ),
	.datad(\my_processor|data_writeReg[17]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~208 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[17]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \my_processor|data_writeReg[17]~209 (
// Equation(s):
// \my_processor|data_writeReg[17]~209_combout  = (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[17]~205_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & 
// ((\my_processor|data_writeReg[17]~208_combout )))))

	.dataa(\my_processor|data_writeReg[4]~327_combout ),
	.datab(\my_processor|data_writeReg[17]~205_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|data_writeReg[17]~208_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~209 .lut_mask = 16'h4540;
defparam \my_processor|data_writeReg[17]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[17]~204 (
// Equation(s):
// \my_processor|data_writeReg[17]~204_combout  = (\my_processor|dataA[31]~0_combout ) # (\my_processor|data_writeReg[4]~327_combout )

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~204 .lut_mask = 16'hFAFA;
defparam \my_processor|data_writeReg[17]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \my_processor|data_writeReg[17]~210 (
// Equation(s):
// \my_processor|data_writeReg[17]~210_combout  = (\my_processor|data_writeReg[17]~196_combout  & (((\my_processor|data_writeReg[17]~204_combout )))) # (!\my_processor|data_writeReg[17]~196_combout  & ((\my_processor|data_writeReg[17]~203_combout  & 
// ((\my_processor|data_writeReg[17]~204_combout ))) # (!\my_processor|data_writeReg[17]~203_combout  & (\my_processor|data_writeReg[17]~209_combout ))))

	.dataa(\my_processor|data_writeReg[17]~196_combout ),
	.datab(\my_processor|data_writeReg[17]~203_combout ),
	.datac(\my_processor|data_writeReg[17]~209_combout ),
	.datad(\my_processor|data_writeReg[17]~204_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~210 .lut_mask = 16'hFE10;
defparam \my_processor|data_writeReg[17]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[17]~331 (
// Equation(s):
// \my_processor|data_writeReg[17]~331_combout  = (\my_processor|data_writeReg[17]~203_combout  & ((\my_processor|data_writeReg[4]~327_combout ) # ((\my_processor|dataA[31]~0_combout )))) # (!\my_processor|data_writeReg[17]~203_combout  & 
// (((\my_processor|data_writeReg[17]~209_combout ))))

	.dataa(\my_processor|data_writeReg[4]~327_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[17]~209_combout ),
	.datad(\my_processor|data_writeReg[17]~203_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~331 .lut_mask = 16'hEEF0;
defparam \my_processor|data_writeReg[17]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \my_processor|data_writeReg[17]~211 (
// Equation(s):
// \my_processor|data_writeReg[17]~211_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[17]~331_combout ) # (\my_dmem|altsyncram_component|auto_generated|q_a [17])))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[17]~331_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~211 .lut_mask = 16'hCCC0;
defparam \my_processor|data_writeReg[17]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \my_processor|data_writeReg[17]~212 (
// Equation(s):
// \my_processor|data_writeReg[17]~212_combout  = (\my_processor|data_writeReg[17]~202_combout ) # ((\my_processor|data_writeReg[17]~211_combout  & ((\my_processor|data_writeReg[17]~210_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_processor|data_writeReg[17]~202_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_processor|data_writeReg[17]~210_combout ),
	.datad(\my_processor|data_writeReg[17]~211_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[17]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[17]~212 .lut_mask = 16'hFBAA;
defparam \my_processor|data_writeReg[17]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout  = \my_processor|data_writeReg[17]~212_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[17]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[17] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~301 (
// Equation(s):
// \my_regfile|data_readRegB[17]~301_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [17]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [17]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~301 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[17]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~302 (
// Equation(s):
// \my_regfile|data_readRegB[17]~302_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[17]~301_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [17]))) # (!\my_regfile|data_readRegB[17]~301_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [17])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[17]~301_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[17]~301_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [17]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~302 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[17]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~303 (
// Equation(s):
// \my_regfile|data_readRegB[17]~303_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [17])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [17])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~303 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[17]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~304 (
// Equation(s):
// \my_regfile|data_readRegB[17]~304_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[17]~303_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [17])) # (!\my_regfile|data_readRegB[17]~303_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [17]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[17]~303_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [17]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~303_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~304 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~305 (
// Equation(s):
// \my_regfile|data_readRegB[17]~305_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[31]~24_combout ) # ((\my_regfile|data_readRegB[17]~304_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (!\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [17])))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~304_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~305 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~306 (
// Equation(s):
// \my_regfile|data_readRegB[17]~306_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[17]~305_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [17]))) # (!\my_regfile|data_readRegB[17]~305_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [17])))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[17]~305_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [17]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|data_readRegB[17]~305_combout ),
	.datad(\my_regfile|regWriteCheck_loop[8].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~306 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~307 (
// Equation(s):
// \my_regfile|data_readRegB[17]~307_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[31]~651_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// (\my_regfile|data_readRegB[17]~302_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[17]~306_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[17]~302_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[17]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~307 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~308 (
// Equation(s):
// \my_regfile|data_readRegB[17]~308_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [17])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [17])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~308 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~309 (
// Equation(s):
// \my_regfile|data_readRegB[17]~309_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[17]~308_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [17])) # (!\my_regfile|data_readRegB[17]~308_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [17]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[17]~308_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~308_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~309 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~291 (
// Equation(s):
// \my_regfile|data_readRegB[17]~291_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [17])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [17])))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [17]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~291 .lut_mask = 16'hE3E0;
defparam \my_regfile|data_readRegB[17]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~292 (
// Equation(s):
// \my_regfile|data_readRegB[17]~292_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[17]~291_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [17])) # (!\my_regfile|data_readRegB[17]~291_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [17]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[17]~291_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~291_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~292 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[17]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~298 (
// Equation(s):
// \my_regfile|data_readRegB[17]~298_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [17]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [17] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [17]),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [17]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~298 .lut_mask = 16'hF0CA;
defparam \my_regfile|data_readRegB[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~299 (
// Equation(s):
// \my_regfile|data_readRegB[17]~299_combout  = (\my_regfile|data_readRegB[17]~298_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [17]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[17]~298_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [17] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[17]~298_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [17]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~299 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~295 (
// Equation(s):
// \my_regfile|data_readRegB[17]~295_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [17]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [17]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [17]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~295 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~296 (
// Equation(s):
// \my_regfile|data_readRegB[17]~296_combout  = (\my_regfile|data_readRegB[17]~295_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [17]) # (!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[17]~295_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [17] & (\my_processor|ctrl_readRegB[2]~3_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [17]),
	.datab(\my_regfile|data_readRegB[17]~295_combout ),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[7].dffei|q [17]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~296 .lut_mask = 16'hEC2C;
defparam \my_regfile|data_readRegB[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~293 (
// Equation(s):
// \my_regfile|data_readRegB[17]~293_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [17]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [17]))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [17]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [17]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~293 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[17]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~294 (
// Equation(s):
// \my_regfile|data_readRegB[17]~294_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[17]~293_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [17])) # (!\my_regfile|data_readRegB[17]~293_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [17]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[17]~293_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [17]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [17]),
	.datad(\my_regfile|data_readRegB[17]~293_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~294 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~297 (
// Equation(s):
// \my_regfile|data_readRegB[17]~297_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|data_readRegB[17]~294_combout ))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[17]~296_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[17]~296_combout ),
	.datad(\my_regfile|data_readRegB[17]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~297 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~300 (
// Equation(s):
// \my_regfile|data_readRegB[17]~300_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[17]~297_combout  & ((\my_regfile|data_readRegB[17]~299_combout ))) # (!\my_regfile|data_readRegB[17]~297_combout  & 
// (\my_regfile|data_readRegB[17]~292_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[17]~297_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[17]~292_combout ),
	.datac(\my_regfile|data_readRegB[17]~299_combout ),
	.datad(\my_regfile|data_readRegB[17]~297_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~300 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[17]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[17]~310 (
// Equation(s):
// \my_regfile|data_readRegB[17]~310_combout  = (\my_regfile|data_readRegB[17]~307_combout  & (((\my_regfile|data_readRegB[17]~309_combout )) # (!\my_regfile|data_readRegB[31]~16_combout ))) # (!\my_regfile|data_readRegB[17]~307_combout  & 
// (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[17]~300_combout ))))

	.dataa(\my_regfile|data_readRegB[17]~307_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[17]~309_combout ),
	.datad(\my_regfile|data_readRegB[17]~300_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[17]~310 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \my_processor|dataA[17]~14 (
// Equation(s):
// \my_processor|dataA[17]~14_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[17]~310_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[17]~402_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_regfile|data_readRegB[17]~310_combout ),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegA[17]~402_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[17]~14 .lut_mask = 16'h8F80;
defparam \my_processor|dataA[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~12 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~12_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[17]~14_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~12 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~36 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~35_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~12_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|ALUOper|ShiftRight0~35_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~36 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~37 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~37_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~34_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~36_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~34_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~37 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~38 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~32_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~37_combout )))

	.dataa(\my_processor|ALUOper|ShiftRight0~32_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftRight0~37_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~38 .lut_mask = 16'hAFA0;
defparam \my_processor|ALUOper|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~44 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~44_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[4]~27_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[3]~28_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[4]~27_combout ),
	.datad(\my_processor|dataA[3]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~44 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~43 (
// Equation(s):
// \my_processor|data_writeReg[1]~43_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~29_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & (\my_processor|dataA[1]~30_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|dataA[2]~29_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~43 .lut_mask = 16'h5410;
defparam \my_processor|data_writeReg[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[1]~44 (
// Equation(s):
// \my_processor|data_writeReg[1]~44_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|data_writeReg[1]~43_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~44_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|data_writeReg[1]~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~44 .lut_mask = 16'h0F08;
defparam \my_processor|data_writeReg[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~45_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[8]~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] 
// & ((\my_processor|dataA[7]~24_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[8]~23_combout ),
	.datad(\my_processor|dataA[7]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~45 .lut_mask = 16'hA280;
defparam \my_processor|ALUOper|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~46_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[6]~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[5]~26_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[6]~25_combout ),
	.datad(\my_processor|dataA[5]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~46 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~47_combout  = (\my_processor|ALUOper|ShiftRight0~45_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftRight0~46_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~45_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~47 .lut_mask = 16'hF5F0;
defparam \my_processor|ALUOper|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[1]~45 (
// Equation(s):
// \my_processor|data_writeReg[1]~45_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|data_writeReg[1]~44_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftRight0~47_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|data_writeReg[1]~44_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~45 .lut_mask = 16'hA8A0;
defparam \my_processor|data_writeReg[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[1]~46 (
// Equation(s):
// \my_processor|data_writeReg[1]~46_combout  = (\my_processor|data_writeReg[1]~45_combout ) # ((\my_processor|ALUOper|ShiftLeft0~30_combout  & (!\my_processor|aulOper[0]~2_combout  & \my_processor|ALUOper|ShiftLeft0~5_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.datad(\my_processor|data_writeReg[1]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~46 .lut_mask = 16'hFF20;
defparam \my_processor|data_writeReg[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[1]~47 (
// Equation(s):
// \my_processor|data_writeReg[1]~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|aulOper[0]~2_combout  & \my_processor|ALUOper|ShiftRight0~43_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|data_writeReg[1]~46_combout ))

	.dataa(\my_processor|data_writeReg[1]~46_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~47 .lut_mask = 16'hE222;
defparam \my_processor|data_writeReg[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[1]~48 (
// Equation(s):
// \my_processor|data_writeReg[1]~48_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALUOper|ShiftRight0~38_combout  & (\my_processor|aulOper[0]~2_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (((\my_processor|data_writeReg[1]~47_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|ALUOper|ShiftRight0~38_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|data_writeReg[1]~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~48 .lut_mask = 16'hD580;
defparam \my_processor|data_writeReg[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \my_processor|data_writeReg[1]~49 (
// Equation(s):
// \my_processor|data_writeReg[1]~49_combout  = (\my_processor|aulOper[2]~4_combout  & (!\my_processor|aulOper[1]~3_combout  & ((\my_processor|data_writeReg[1]~48_combout )))) # (!\my_processor|aulOper[2]~4_combout  & 
// (((\my_processor|ALUOper|Selector30~1_combout ))))

	.dataa(\my_processor|aulOper[1]~3_combout ),
	.datab(\my_processor|aulOper[2]~4_combout ),
	.datac(\my_processor|ALUOper|Selector30~1_combout ),
	.datad(\my_processor|data_writeReg[1]~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~49 .lut_mask = 16'h7430;
defparam \my_processor|data_writeReg[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[1]~50 (
// Equation(s):
// \my_processor|data_writeReg[1]~50_combout  = (\my_processor|data_writeReg[30]~30_combout  & ((\my_processor|ALUOper|Add0~2_combout ) # ((!\my_processor|ALUOper|Selector31~0_combout  & \my_processor|data_writeReg[1]~49_combout )))) # 
// (!\my_processor|data_writeReg[30]~30_combout  & (!\my_processor|ALUOper|Selector31~0_combout  & (\my_processor|data_writeReg[1]~49_combout )))

	.dataa(\my_processor|data_writeReg[30]~30_combout ),
	.datab(\my_processor|ALUOper|Selector31~0_combout ),
	.datac(\my_processor|data_writeReg[1]~49_combout ),
	.datad(\my_processor|ALUOper|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~50 .lut_mask = 16'hBA30;
defparam \my_processor|data_writeReg[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[1]~51 (
// Equation(s):
// \my_processor|data_writeReg[1]~51_combout  = (\my_processor|ALUOper|overflow~combout  & ((\my_processor|data_writeReg[0]~29_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [2]))) # (!\my_processor|data_writeReg[0]~29_combout  & 
// (!\my_processor|checker|isAddi~combout ))))

	.dataa(\my_processor|checker|isAddi~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|data_writeReg[0]~29_combout ),
	.datad(\my_processor|ALUOper|overflow~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~51 .lut_mask = 16'hC500;
defparam \my_processor|data_writeReg[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[1]~52 (
// Equation(s):
// \my_processor|data_writeReg[1]~52_combout  = (\my_processor|data_writeReg[1]~51_combout ) # ((!\my_processor|data_writeReg[31]~41_combout  & \my_processor|data_writeReg[1]~50_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~41_combout ),
	.datac(\my_processor|data_writeReg[1]~50_combout ),
	.datad(\my_processor|data_writeReg[1]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~52 .lut_mask = 16'hFF30;
defparam \my_processor|data_writeReg[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \my_processor|data[0]~46 (
// Equation(s):
// \my_processor|data[0]~46_combout  = (((\my_regfile|data_readRegA[0]~779_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_regfile|data_readRegA[0]~779_combout ),
	.cin(gnd),
	.combout(\my_processor|data[0]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[0]~46 .lut_mask = 16'hFF7F;
defparam \my_processor|data[0]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \my_processor|data[1]~47 (
// Equation(s):
// \my_processor|data[1]~47_combout  = (((\my_regfile|data_readRegA[1]~755_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\my_regfile|data_readRegA[1]~755_combout ),
	.cin(gnd),
	.combout(\my_processor|data[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[1]~47 .lut_mask = 16'hFF7F;
defparam \my_processor|data[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[1]~47_combout ,\my_processor|data[0]~46_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[1]~53 (
// Equation(s):
// \my_processor|data_writeReg[1]~53_combout  = (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [1]))) # (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[1]~52_combout ))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~52_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~53 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[1]~54 (
// Equation(s):
// \my_processor|data_writeReg[1]~54_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isJal~0_combout  & (\my_processor|data_writeReg[1]~42_combout )) # (!\my_processor|checker|isJal~0_combout  & 
// ((\my_processor|data_writeReg[1]~53_combout ))))) # (!\my_processor|data_writeReg[31]~323_combout  & (\my_processor|data_writeReg[1]~42_combout ))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(\my_processor|data_writeReg[1]~42_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|data_writeReg[1]~53_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[1]~54 .lut_mask = 16'hCEC4;
defparam \my_processor|data_writeReg[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[1]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~628 (
// Equation(s):
// \my_regfile|data_readRegB[1]~628_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [1]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~628 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[1]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~629 (
// Equation(s):
// \my_regfile|data_readRegB[1]~629_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[1]~628_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [1])) # (!\my_regfile|data_readRegB[1]~628_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [1]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[1]~628_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datac(\my_regfile|data_readRegB[1]~628_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~629 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[1]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~613 (
// Equation(s):
// \my_regfile|data_readRegB[1]~613_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout ) # (\my_regfile|regWriteCheck_loop[11].dffei|q [1])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [1] & (!\my_processor|ctrl_readRegB[2]~3_combout )))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~613 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[1]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N29
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~614 (
// Equation(s):
// \my_regfile|data_readRegB[1]~614_combout  = (\my_regfile|data_readRegB[1]~613_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [1]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[1]~613_combout  & 
// (((\my_processor|ctrl_readRegB[2]~3_combout  & \my_regfile|regWriteCheck_loop[14].dffei|q [1]))))

	.dataa(\my_regfile|data_readRegB[1]~613_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~614 .lut_mask = 16'hDA8A;
defparam \my_regfile|data_readRegB[1]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~615 (
// Equation(s):
// \my_regfile|data_readRegB[1]~615_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [1])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [1])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~615 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[1]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~616 (
// Equation(s):
// \my_regfile|data_readRegB[1]~616_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[1]~615_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [1]))) # (!\my_regfile|data_readRegB[1]~615_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [1])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[1]~615_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[1]~615_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~616 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[1]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~617 (
// Equation(s):
// \my_regfile|data_readRegB[1]~617_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[1]~614_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[1]~616_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[1]~614_combout ),
	.datac(\my_regfile|data_readRegB[1]~616_combout ),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~617 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[1]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~611 (
// Equation(s):
// \my_regfile|data_readRegB[1]~611_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [1]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~611 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[1]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~612 (
// Equation(s):
// \my_regfile|data_readRegB[1]~612_combout  = (\my_regfile|data_readRegB[1]~611_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [1]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[1]~611_combout  & 
// (((\my_regfile|regWriteCheck_loop[19].dffei|q [1] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~611_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~612 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[1]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N7
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~618 (
// Equation(s):
// \my_regfile|data_readRegB[1]~618_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [1]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [1]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~618 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[1]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~619 (
// Equation(s):
// \my_regfile|data_readRegB[1]~619_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[1]~618_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [1])) # (!\my_regfile|data_readRegB[1]~618_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [1]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[1]~618_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[1]~618_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~619 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[1]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~620 (
// Equation(s):
// \my_regfile|data_readRegB[1]~620_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[1]~617_combout  & ((\my_regfile|data_readRegB[1]~619_combout ))) # (!\my_regfile|data_readRegB[1]~617_combout  & 
// (\my_regfile|data_readRegB[1]~612_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[1]~617_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[1]~617_combout ),
	.datac(\my_regfile|data_readRegB[1]~612_combout ),
	.datad(\my_regfile|data_readRegB[1]~619_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~620 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[1]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~621 (
// Equation(s):
// \my_regfile|data_readRegB[1]~621_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [1])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [1])))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~621 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[1]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~622 (
// Equation(s):
// \my_regfile|data_readRegB[1]~622_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[1]~621_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [1])) # (!\my_regfile|data_readRegB[1]~621_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [1]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[1]~621_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[1]~621_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~622 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[1]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N15
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[1]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder_combout  = \my_processor|data_writeReg[1]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[1]~54_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[1]~54_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~623 (
// Equation(s):
// \my_regfile|data_readRegB[1]~623_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [1])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~623 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[1]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~624 (
// Equation(s):
// \my_regfile|data_readRegB[1]~624_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[1]~623_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [1])) # (!\my_regfile|data_readRegB[1]~623_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [1]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[1]~623_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[1]~623_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~624 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[1]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~625 (
// Equation(s):
// \my_regfile|data_readRegB[1]~625_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[1]~624_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[1]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~625 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[1]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~626 (
// Equation(s):
// \my_regfile|data_readRegB[1]~626_combout  = (\my_regfile|data_readRegB[1]~625_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [1]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[1]~625_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [1] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.datac(\my_regfile|data_readRegB[1]~625_combout ),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~626 .lut_mask = 16'hACF0;
defparam \my_regfile|data_readRegB[1]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~627 (
// Equation(s):
// \my_regfile|data_readRegB[1]~627_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout ) # ((\my_regfile|data_readRegB[1]~622_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[1]~626_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[1]~622_combout ),
	.datad(\my_regfile|data_readRegB[1]~626_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~627 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[1]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[1]~630 (
// Equation(s):
// \my_regfile|data_readRegB[1]~630_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[1]~627_combout  & (\my_regfile|data_readRegB[1]~629_combout )) # (!\my_regfile|data_readRegB[1]~627_combout  & 
// ((\my_regfile|data_readRegB[1]~620_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[1]~627_combout ))))

	.dataa(\my_regfile|data_readRegB[1]~629_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[1]~620_combout ),
	.datad(\my_regfile|data_readRegB[1]~627_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[1]~630 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \my_processor|dataA[1]~30 (
// Equation(s):
// \my_processor|dataA[1]~30_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[1]~630_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[1]~755_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[1]~630_combout ),
	.datad(\my_regfile|data_readRegA[1]~755_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[1]~30 .lut_mask = 16'hB380;
defparam \my_processor|dataA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~32 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~32_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[0]~31_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[2]~29_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[2]~29_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~32 .lut_mask = 16'h5410;
defparam \my_processor|ALUOper|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~33 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~33_combout  = (\my_processor|ALUOper|ShiftLeft0~32_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|dataA[1]~30_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~33 .lut_mask = 16'hFF20;
defparam \my_processor|ALUOper|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~106 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~106_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_processor|ALUOper|ShiftLeft0~33_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~106 .lut_mask = 16'h0300;
defparam \my_processor|ALUOper|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[16]~15_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~13_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[16]~15_combout ),
	.datad(\my_processor|dataA[18]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~23 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~81 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~81_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~78_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~23_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~81 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~70_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~81_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~82 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \my_processor|data_writeReg[18]~213 (
// Equation(s):
// \my_processor|data_writeReg[18]~213_combout  = (\my_processor|data_writeReg[17]~190_combout  & (\my_processor|data_writeReg[17]~191_combout )) # (!\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[17]~191_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~57_combout )) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|ALUOper|ShiftLeft0~82_combout )))))

	.dataa(\my_processor|data_writeReg[17]~190_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~57_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~213 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[18]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~57 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~57_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~51_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~56_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~51_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~57 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \my_processor|data_writeReg[18]~214 (
// Equation(s):
// \my_processor|data_writeReg[18]~214_combout  = (\my_processor|data_writeReg[18]~213_combout  & (((\my_processor|ALUOper|ShiftRight0~57_combout ) # (!\my_processor|data_writeReg[17]~190_combout )))) # (!\my_processor|data_writeReg[18]~213_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~106_combout  & (\my_processor|data_writeReg[17]~190_combout )))

	.dataa(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.datab(\my_processor|data_writeReg[18]~213_combout ),
	.datac(\my_processor|data_writeReg[17]~190_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~214 .lut_mask = 16'hEC2C;
defparam \my_processor|data_writeReg[18]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add1~36 (
// Equation(s):
// \my_processor|ALUOper|Add1~36_combout  = ((\my_processor|dataA[18]~13_combout  $ (\my_processor|dataB[18]~13_combout  $ (\my_processor|ALUOper|Add1~35 )))) # (GND)
// \my_processor|ALUOper|Add1~37  = CARRY((\my_processor|dataA[18]~13_combout  & ((!\my_processor|ALUOper|Add1~35 ) # (!\my_processor|dataB[18]~13_combout ))) # (!\my_processor|dataA[18]~13_combout  & (!\my_processor|dataB[18]~13_combout  & 
// !\my_processor|ALUOper|Add1~35 )))

	.dataa(\my_processor|dataA[18]~13_combout ),
	.datab(\my_processor|dataB[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~35 ),
	.combout(\my_processor|ALUOper|Add1~36_combout ),
	.cout(\my_processor|ALUOper|Add1~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~36 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \my_processor|data_writeReg[18]~216 (
// Equation(s):
// \my_processor|data_writeReg[18]~216_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[18]~215_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[18]~215_combout  & 
// (\my_processor|data_writeReg[18]~214_combout )) # (!\my_processor|data_writeReg[18]~215_combout  & ((\my_processor|ALUOper|Add1~36_combout )))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[18]~215_combout ),
	.datac(\my_processor|data_writeReg[18]~214_combout ),
	.datad(\my_processor|ALUOper|Add1~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~216 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[18]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|Add0~36 (
// Equation(s):
// \my_processor|ALUOper|Add0~36_combout  = ((\my_processor|dataB[18]~13_combout  $ (\my_processor|dataA[18]~13_combout  $ (!\my_processor|ALUOper|Add0~35 )))) # (GND)
// \my_processor|ALUOper|Add0~37  = CARRY((\my_processor|dataB[18]~13_combout  & ((\my_processor|dataA[18]~13_combout ) # (!\my_processor|ALUOper|Add0~35 ))) # (!\my_processor|dataB[18]~13_combout  & (\my_processor|dataA[18]~13_combout  & 
// !\my_processor|ALUOper|Add0~35 )))

	.dataa(\my_processor|dataB[18]~13_combout ),
	.datab(\my_processor|dataA[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~35 ),
	.combout(\my_processor|ALUOper|Add0~36_combout ),
	.cout(\my_processor|ALUOper|Add0~37 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~374 (
// Equation(s):
// \my_regfile|data_readRegA[18]~374_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [18]) # ((\my_regfile|bca|bitcheck[24]~52_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [18] & 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [18]) # (\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [18]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~374_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~374 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[18]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~375 (
// Equation(s):
// \my_regfile|data_readRegA[18]~375_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [18])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [18] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [18]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~375_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~375 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[18]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~372 (
// Equation(s):
// \my_regfile|data_readRegA[18]~372_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [18] & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~372_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~372 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[18]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~794 (
// Equation(s):
// \my_regfile|data_readRegA[18]~794_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [18]) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~794_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~794 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[18]~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~373 (
// Equation(s):
// \my_regfile|data_readRegA[18]~373_combout  = (\my_regfile|data_readRegA[18]~372_combout  & (\my_regfile|data_readRegA[18]~794_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [18]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [18]),
	.datac(\my_regfile|data_readRegA[18]~372_combout ),
	.datad(\my_regfile|data_readRegA[18]~794_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~373_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~373 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[18]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~376 (
// Equation(s):
// \my_regfile|data_readRegA[18]~376_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [18])) # (!\my_regfile|bca|bitcheck[27]~60_combout ))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [18]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~376_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~376 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~377 (
// Equation(s):
// \my_regfile|data_readRegA[18]~377_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [18])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [18] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [18]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~377_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~377 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[18]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~378 (
// Equation(s):
// \my_regfile|data_readRegA[18]~378_combout  = (\my_regfile|data_readRegA[18]~376_combout  & (\my_regfile|data_readRegA[18]~377_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [18]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [18]),
	.datab(\my_regfile|data_readRegA[18]~376_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[18]~377_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~378_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~378 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[18]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~379 (
// Equation(s):
// \my_regfile|data_readRegA[18]~379_combout  = (\my_regfile|data_readRegA[18]~374_combout  & (\my_regfile|data_readRegA[18]~375_combout  & (\my_regfile|data_readRegA[18]~373_combout  & \my_regfile|data_readRegA[18]~378_combout )))

	.dataa(\my_regfile|data_readRegA[18]~374_combout ),
	.datab(\my_regfile|data_readRegA[18]~375_combout ),
	.datac(\my_regfile|data_readRegA[18]~373_combout ),
	.datad(\my_regfile|data_readRegA[18]~378_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~379_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~379 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \my_processor|data[18]~35 (
// Equation(s):
// \my_processor|data[18]~35_combout  = (((\my_regfile|data_readRegA[18]~371_combout  & \my_regfile|data_readRegA[18]~379_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[18]~371_combout ),
	.datad(\my_regfile|data_readRegA[18]~379_combout ),
	.cin(gnd),
	.combout(\my_processor|data[18]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[18]~35 .lut_mask = 16'hF777;
defparam \my_processor|data[18]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \my_processor|data[19]~36 (
// Equation(s):
// \my_processor|data[19]~36_combout  = (((\my_regfile|data_readRegA[19]~358_combout  & \my_regfile|data_readRegA[19]~349_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[19]~358_combout ),
	.datad(\my_regfile|data_readRegA[19]~349_combout ),
	.cin(gnd),
	.combout(\my_processor|data[19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[19]~36 .lut_mask = 16'hF777;
defparam \my_processor|data[19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[19]~36_combout ,\my_processor|data[18]~35_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \my_processor|data_writeReg[18]~217 (
// Equation(s):
// \my_processor|data_writeReg[18]~217_combout  = (\my_processor|data_writeReg[17]~196_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [18]) # (!\my_processor|data_writeReg[17]~197_combout )))) # (!\my_processor|data_writeReg[17]~196_combout  
// & (\my_processor|ALUOper|Add0~36_combout  & (\my_processor|data_writeReg[17]~197_combout )))

	.dataa(\my_processor|ALUOper|Add0~36_combout ),
	.datab(\my_processor|data_writeReg[17]~196_combout ),
	.datac(\my_processor|data_writeReg[17]~197_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~217 .lut_mask = 16'hEC2C;
defparam \my_processor|data_writeReg[18]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \my_processor|data_writeReg[18]~218 (
// Equation(s):
// \my_processor|data_writeReg[18]~218_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[18]~217_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[18]~217_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[18]~217_combout  & ((\my_processor|data_writeReg[18]~216_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[18]~216_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[18]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~218 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[18]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \my_processor|data_writeReg[18]~220 (
// Equation(s):
// \my_processor|data_writeReg[18]~220_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[18]~218_combout ))) # (!\my_processor|data_writeReg[31]~323_combout  & (\my_processor|data_writeReg[18]~219_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[18]~219_combout ),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_processor|data_writeReg[18]~218_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[18]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[18]~220 .lut_mask = 16'hFC0C;
defparam \my_processor|data_writeReg[18]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[18]~220_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~361 (
// Equation(s):
// \my_regfile|data_readRegA[18]~361_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [18])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~361_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~361 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[18]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~362 (
// Equation(s):
// \my_regfile|data_readRegA[18]~362_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [18]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~362_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~362 .lut_mask = 16'h7577;
defparam \my_regfile|data_readRegA[18]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~793 (
// Equation(s):
// \my_regfile|data_readRegA[18]~793_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [18]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [18]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~793_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~793 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[18]~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~360 (
// Equation(s):
// \my_regfile|data_readRegA[18]~360_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [18])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [18])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~360_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~360 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[18]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~363 (
// Equation(s):
// \my_regfile|data_readRegA[18]~363_combout  = (\my_regfile|data_readRegA[18]~361_combout  & (\my_regfile|data_readRegA[18]~362_combout  & (\my_regfile|data_readRegA[18]~793_combout  & \my_regfile|data_readRegA[18]~360_combout )))

	.dataa(\my_regfile|data_readRegA[18]~361_combout ),
	.datab(\my_regfile|data_readRegA[18]~362_combout ),
	.datac(\my_regfile|data_readRegA[18]~793_combout ),
	.datad(\my_regfile|data_readRegA[18]~360_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~363_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~363 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~365 (
// Equation(s):
// \my_regfile|data_readRegA[18]~365_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [18])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [18]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~365_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~365 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~364 (
// Equation(s):
// \my_regfile|data_readRegA[18]~364_combout  = (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|bca|bitcheck[4]~68_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [18]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [18]),
	.datac(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~364_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~364 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[18]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~367 (
// Equation(s):
// \my_regfile|data_readRegA[18]~367_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [18])) # (!\my_regfile|bca|bitcheck[11]~42_combout ))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [18] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [18]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~367_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~367 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[18]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~368 (
// Equation(s):
// \my_regfile|data_readRegA[18]~368_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [18] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [18] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [18]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [18]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~368_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~368 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[18]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~369 (
// Equation(s):
// \my_regfile|data_readRegA[18]~369_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [18]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [18]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [18]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~369_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~369 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[18]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~366 (
// Equation(s):
// \my_regfile|data_readRegA[18]~366_combout  = (\my_regfile|bca|bitcheck[10]~71_combout  & (((\my_regfile|regWriteCheck_loop[9].dffei|q [18])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|bca|bitcheck[10]~71_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [18] & ((\my_regfile|regWriteCheck_loop[9].dffei|q [18]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [18]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [18]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~366_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~366 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[18]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~370 (
// Equation(s):
// \my_regfile|data_readRegA[18]~370_combout  = (\my_regfile|data_readRegA[18]~367_combout  & (\my_regfile|data_readRegA[18]~368_combout  & (\my_regfile|data_readRegA[18]~369_combout  & \my_regfile|data_readRegA[18]~366_combout )))

	.dataa(\my_regfile|data_readRegA[18]~367_combout ),
	.datab(\my_regfile|data_readRegA[18]~368_combout ),
	.datac(\my_regfile|data_readRegA[18]~369_combout ),
	.datad(\my_regfile|data_readRegA[18]~366_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~370_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~370 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~371 (
// Equation(s):
// \my_regfile|data_readRegA[18]~371_combout  = (\my_regfile|data_readRegA[18]~363_combout  & (\my_regfile|data_readRegA[18]~365_combout  & (\my_regfile|data_readRegA[18]~364_combout  & \my_regfile|data_readRegA[18]~370_combout )))

	.dataa(\my_regfile|data_readRegA[18]~363_combout ),
	.datab(\my_regfile|data_readRegA[18]~365_combout ),
	.datac(\my_regfile|data_readRegA[18]~364_combout ),
	.datad(\my_regfile|data_readRegA[18]~370_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~371_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~371 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[18]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[18]~380 (
// Equation(s):
// \my_regfile|data_readRegA[18]~380_combout  = ((\my_regfile|data_readRegA[18]~371_combout  & \my_regfile|data_readRegA[18]~379_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[18]~371_combout ),
	.datad(\my_regfile|data_readRegA[18]~379_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[18]~380_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[18]~380 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[18]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneive_lcell_comb \my_processor|getBRes|Add0~36 (
// Equation(s):
// \my_processor|getBRes|Add0~36_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|getNPC|Add0~36_combout  $ (!\my_processor|getBRes|Add0~35 )))) # (GND)
// \my_processor|getBRes|Add0~37  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~36_combout ) # (!\my_processor|getBRes|Add0~35 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|getNPC|Add0~36_combout  & !\my_processor|getBRes|Add0~35 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~35 ),
	.combout(\my_processor|getBRes|Add0~36_combout ),
	.cout(\my_processor|getBRes|Add0~37 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~36 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneive_lcell_comb \my_processor|npcRes[18]~130 (
// Equation(s):
// \my_processor|npcRes[18]~130_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~36_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~36_combout )))

	.dataa(\my_processor|getNPC|Add0~36_combout ),
	.datab(gnd),
	.datac(\my_processor|getBRes|Add0~36_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~130 .lut_mask = 16'hAAF0;
defparam \my_processor|npcRes[18]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneive_lcell_comb \my_processor|npcRes[18]~129 (
// Equation(s):
// \my_processor|npcRes[18]~129_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~36_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_processor|getNPC|Add0~36_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~129 .lut_mask = 16'hEEFC;
defparam \my_processor|npcRes[18]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneive_lcell_comb \my_processor|npcRes[18]~131 (
// Equation(s):
// \my_processor|npcRes[18]~131_combout  = (\my_processor|npcRes[18]~129_combout  & (((\my_processor|npcRes[18]~130_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|npcRes[18]~130_combout ),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_processor|npcRes[18]~129_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~131 .lut_mask = 16'hDF00;
defparam \my_processor|npcRes[18]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneive_lcell_comb \my_processor|npcRes[18]~127 (
// Equation(s):
// \my_processor|npcRes[18]~127_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [18]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|checker|isJ~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~127 .lut_mask = 16'hAFFF;
defparam \my_processor|npcRes[18]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneive_lcell_comb \my_processor|npcRes[18]~126 (
// Equation(s):
// \my_processor|npcRes[18]~126_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~36_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~36_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~36_combout ),
	.datab(\my_processor|getBRes|Add0~36_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|checker|isBlt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~126 .lut_mask = 16'hCAFF;
defparam \my_processor|npcRes[18]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cycloneive_lcell_comb \my_processor|npcRes[18]~128 (
// Equation(s):
// \my_processor|npcRes[18]~128_combout  = (\my_processor|npcRes[18]~127_combout  & (\my_processor|npcRes[18]~126_combout  & ((\my_processor|getNPC|Add0~36_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~36_combout ),
	.datab(\my_processor|npcRes[18]~127_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[18]~126_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~128 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[18]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneive_lcell_comb \my_processor|npcRes[18]~132 (
// Equation(s):
// \my_processor|npcRes[18]~132_combout  = (\my_processor|npcRes[18]~131_combout  & (\my_processor|npcRes[18]~128_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[18]~380_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[18]~380_combout ),
	.datac(\my_processor|npcRes[18]~131_combout ),
	.datad(\my_processor|npcRes[18]~128_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[18]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[18]~132 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[18]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \my_processor|pc_reg|q[18] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[18]~132_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[18] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N4
cycloneive_lcell_comb \my_processor|getNPC|Add0~36 (
// Equation(s):
// \my_processor|getNPC|Add0~36_combout  = (\my_processor|pc_reg|q [18] & (\my_processor|getNPC|Add0~35  $ (GND))) # (!\my_processor|pc_reg|q [18] & (!\my_processor|getNPC|Add0~35  & VCC))
// \my_processor|getNPC|Add0~37  = CARRY((\my_processor|pc_reg|q [18] & !\my_processor|getNPC|Add0~35 ))

	.dataa(\my_processor|pc_reg|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~35 ),
	.combout(\my_processor|getNPC|Add0~36_combout ),
	.cout(\my_processor|getNPC|Add0~37 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~36 .lut_mask = 16'hA50A;
defparam \my_processor|getNPC|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneive_lcell_comb \my_processor|getBRes|Add0~38 (
// Equation(s):
// \my_processor|getBRes|Add0~38_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~38_combout  & (\my_processor|getBRes|Add0~37  & VCC)) # (!\my_processor|getNPC|Add0~38_combout  & (!\my_processor|getBRes|Add0~37 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~38_combout  & (!\my_processor|getBRes|Add0~37 )) # (!\my_processor|getNPC|Add0~38_combout  & ((\my_processor|getBRes|Add0~37 ) # (GND)))))
// \my_processor|getBRes|Add0~39  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getNPC|Add0~38_combout  & !\my_processor|getBRes|Add0~37 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|getBRes|Add0~37 ) # (!\my_processor|getNPC|Add0~38_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~37 ),
	.combout(\my_processor|getBRes|Add0~38_combout ),
	.cout(\my_processor|getBRes|Add0~39 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneive_lcell_comb \my_processor|npcRes[19]~137 (
// Equation(s):
// \my_processor|npcRes[19]~137_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~38_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~38_combout ))

	.dataa(\my_processor|getBRes|Add0~38_combout ),
	.datab(gnd),
	.datac(\my_processor|getNPC|Add0~38_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~137 .lut_mask = 16'hF0AA;
defparam \my_processor|npcRes[19]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneive_lcell_comb \my_processor|npcRes[19]~138 (
// Equation(s):
// \my_processor|npcRes[19]~138_combout  = (\my_processor|npcRes[19]~136_combout  & (((\my_processor|npcRes[19]~137_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|npcRes[19]~136_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[19]~137_combout ),
	.datad(\my_processor|checker|isB~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~138 .lut_mask = 16'hA2AA;
defparam \my_processor|npcRes[19]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneive_lcell_comb \my_processor|npcRes[19]~134 (
// Equation(s):
// \my_processor|npcRes[19]~134_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [19]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~134 .lut_mask = 16'hDFDF;
defparam \my_processor|npcRes[19]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneive_lcell_comb \my_processor|npcRes[19]~133 (
// Equation(s):
// \my_processor|npcRes[19]~133_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~38_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~38_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~38_combout ),
	.datab(\my_processor|getNPC|Add0~38_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|checker|isBlt~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~133 .lut_mask = 16'hACFF;
defparam \my_processor|npcRes[19]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneive_lcell_comb \my_processor|npcRes[19]~135 (
// Equation(s):
// \my_processor|npcRes[19]~135_combout  = (\my_processor|npcRes[19]~134_combout  & (\my_processor|npcRes[19]~133_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~38_combout ))))

	.dataa(\my_processor|checker|isJI~combout ),
	.datab(\my_processor|getNPC|Add0~38_combout ),
	.datac(\my_processor|npcRes[19]~134_combout ),
	.datad(\my_processor|npcRes[19]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~135 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[19]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneive_lcell_comb \my_processor|npcRes[19]~139 (
// Equation(s):
// \my_processor|npcRes[19]~139_combout  = (\my_processor|npcRes[19]~138_combout  & (\my_processor|npcRes[19]~135_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[19]~359_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[19]~359_combout ),
	.datac(\my_processor|npcRes[19]~138_combout ),
	.datad(\my_processor|npcRes[19]~135_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[19]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[19]~139 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[19]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \my_processor|pc_reg|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[19]~139_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[19] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N6
cycloneive_lcell_comb \my_processor|getNPC|Add0~38 (
// Equation(s):
// \my_processor|getNPC|Add0~38_combout  = (\my_processor|pc_reg|q [19] & (!\my_processor|getNPC|Add0~37 )) # (!\my_processor|pc_reg|q [19] & ((\my_processor|getNPC|Add0~37 ) # (GND)))
// \my_processor|getNPC|Add0~39  = CARRY((!\my_processor|getNPC|Add0~37 ) # (!\my_processor|pc_reg|q [19]))

	.dataa(\my_processor|pc_reg|q [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~37 ),
	.combout(\my_processor|getNPC|Add0~38_combout ),
	.cout(\my_processor|getNPC|Add0~39 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~38 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \my_processor|data_writeReg[19]~221 (
// Equation(s):
// \my_processor|data_writeReg[19]~221_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|checker|isSetx~1_combout  & 
// (\my_processor|getNPC|Add0~38_combout ))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|getNPC|Add0~38_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~221 .lut_mask = 16'h3210;
defparam \my_processor|data_writeReg[19]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~24 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~24_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[17]~14_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~12_combout )))

	.dataa(gnd),
	.datab(\my_processor|dataA[17]~14_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~24 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~25 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~25_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~23_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~24_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~25 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~83 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~83_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~17_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~25_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~83 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~56 (
// Equation(s):
// \my_processor|data_writeReg[3]~56_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # (\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~56 .lut_mask = 16'hFCFC;
defparam \my_processor|data_writeReg[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~34 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~34_combout  = (!\my_processor|data_writeReg[3]~56_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|ALUOper|ShiftLeft0~5_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|ALUOper|ShiftLeft0~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_processor|data_writeReg[3]~56_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~6_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~34 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \my_processor|data_writeReg[19]~222 (
// Equation(s):
// \my_processor|data_writeReg[19]~222_combout  = (\my_processor|data_writeReg[17]~191_combout  & (((\my_processor|data_writeReg[17]~190_combout )))) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[17]~190_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~34_combout ))) # (!\my_processor|data_writeReg[17]~190_combout  & (\my_processor|ALUOper|ShiftLeft0~83_combout ))))

	.dataa(\my_processor|data_writeReg[17]~191_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.datac(\my_processor|data_writeReg[17]~190_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~222 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[19]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~70 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~70_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~68_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~69_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~69_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~70 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~67 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~67_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~66_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~67 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~71 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~67_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~70_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~71 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~10_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~14_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~59 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \my_processor|data_writeReg[19]~223 (
// Equation(s):
// \my_processor|data_writeReg[19]~223_combout  = (\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[19]~222_combout  & (\my_processor|ALUOper|ShiftRight0~71_combout )) # (!\my_processor|data_writeReg[19]~222_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~59_combout ))))) # (!\my_processor|data_writeReg[17]~191_combout  & (\my_processor|data_writeReg[19]~222_combout ))

	.dataa(\my_processor|data_writeReg[17]~191_combout ),
	.datab(\my_processor|data_writeReg[19]~222_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~223 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[19]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \my_processor|dataB[19]~12 (
// Equation(s):
// \my_processor|dataB[19]~12_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[19]~270_combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegB[19]~270_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[19]~12 .lut_mask = 16'hD888;
defparam \my_processor|dataB[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add1~38 (
// Equation(s):
// \my_processor|ALUOper|Add1~38_combout  = (\my_processor|dataA[19]~12_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add1~37  & VCC)))) # 
// (!\my_processor|dataA[19]~12_combout  & ((\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add1~37 ) # (GND))) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add1~37 ))))
// \my_processor|ALUOper|Add1~39  = CARRY((\my_processor|dataA[19]~12_combout  & (\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add1~37 )) # (!\my_processor|dataA[19]~12_combout  & ((\my_processor|dataB[19]~12_combout ) # 
// (!\my_processor|ALUOper|Add1~37 ))))

	.dataa(\my_processor|dataA[19]~12_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~37 ),
	.combout(\my_processor|ALUOper|Add1~38_combout ),
	.cout(\my_processor|ALUOper|Add1~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~38 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[19]~224 (
// Equation(s):
// \my_processor|data_writeReg[19]~224_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[19]~223_combout ) # ((\my_processor|data_writeReg[3]~63_combout )))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (((!\my_processor|data_writeReg[3]~63_combout  & \my_processor|ALUOper|Add1~38_combout ))))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|data_writeReg[19]~223_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|ALUOper|Add1~38_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~224 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[19]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \my_processor|data_writeReg[19]~225 (
// Equation(s):
// \my_processor|data_writeReg[19]~225_combout  = (\my_processor|dataA[19]~12_combout  & ((\my_processor|data_writeReg[19]~224_combout ) # ((\my_processor|data_writeReg[3]~63_combout  & \my_processor|dataB[19]~12_combout )))) # 
// (!\my_processor|dataA[19]~12_combout  & (\my_processor|data_writeReg[19]~224_combout  & ((\my_processor|dataB[19]~12_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataA[19]~12_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|data_writeReg[19]~224_combout ),
	.datad(\my_processor|dataB[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~225 .lut_mask = 16'hF8B0;
defparam \my_processor|data_writeReg[19]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|Add0~38 (
// Equation(s):
// \my_processor|ALUOper|Add0~38_combout  = (\my_processor|dataA[19]~12_combout  & ((\my_processor|dataB[19]~12_combout  & (\my_processor|ALUOper|Add0~37  & VCC)) # (!\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )))) # 
// (!\my_processor|dataA[19]~12_combout  & ((\my_processor|dataB[19]~12_combout  & (!\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataB[19]~12_combout  & ((\my_processor|ALUOper|Add0~37 ) # (GND)))))
// \my_processor|ALUOper|Add0~39  = CARRY((\my_processor|dataA[19]~12_combout  & (!\my_processor|dataB[19]~12_combout  & !\my_processor|ALUOper|Add0~37 )) # (!\my_processor|dataA[19]~12_combout  & ((!\my_processor|ALUOper|Add0~37 ) # 
// (!\my_processor|dataB[19]~12_combout ))))

	.dataa(\my_processor|dataA[19]~12_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~37 ),
	.combout(\my_processor|ALUOper|Add0~38_combout ),
	.cout(\my_processor|ALUOper|Add0~39 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~38 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[19]~226 (
// Equation(s):
// \my_processor|data_writeReg[19]~226_combout  = (\my_processor|data_writeReg[17]~197_combout  & ((\my_processor|data_writeReg[17]~196_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [19]))) # (!\my_processor|data_writeReg[17]~196_combout  & 
// (\my_processor|ALUOper|Add0~38_combout )))) # (!\my_processor|data_writeReg[17]~197_combout  & (((\my_processor|data_writeReg[17]~196_combout ))))

	.dataa(\my_processor|ALUOper|Add0~38_combout ),
	.datab(\my_processor|data_writeReg[17]~197_combout ),
	.datac(\my_processor|data_writeReg[17]~196_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~226 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[19]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[19]~227 (
// Equation(s):
// \my_processor|data_writeReg[19]~227_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[19]~226_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[19]~226_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[19]~226_combout  & ((\my_processor|data_writeReg[19]~225_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[19]~225_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[19]~226_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~227 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[19]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[19]~228 (
// Equation(s):
// \my_processor|data_writeReg[19]~228_combout  = (\my_processor|data_writeReg[19]~221_combout ) # ((\my_processor|data_writeReg[31]~323_combout  & \my_processor|data_writeReg[19]~227_combout ))

	.dataa(\my_processor|data_writeReg[19]~221_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[19]~227_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[19]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[19]~228 .lut_mask = 16'hEEAA;
defparam \my_processor|data_writeReg[19]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[19] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[19]~228_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~268 (
// Equation(s):
// \my_regfile|data_readRegB[19]~268_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [19]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [19]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~268 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~269 (
// Equation(s):
// \my_regfile|data_readRegB[19]~269_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[19]~268_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [19]))) # (!\my_regfile|data_readRegB[19]~268_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [19])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[19]~268_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[19]~268_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~269 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~251 (
// Equation(s):
// \my_regfile|data_readRegB[19]~251_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [19]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [19] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~251 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[19]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~252 (
// Equation(s):
// \my_regfile|data_readRegB[19]~252_combout  = (\my_regfile|data_readRegB[19]~251_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [19])) # (!\my_processor|ctrl_readRegB[0]~1_combout ))) # (!\my_regfile|data_readRegB[19]~251_combout  & 
// (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [19])))

	.dataa(\my_regfile|data_readRegB[19]~251_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~252 .lut_mask = 16'hEA62;
defparam \my_regfile|data_readRegB[19]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~258 (
// Equation(s):
// \my_regfile|data_readRegB[19]~258_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [19]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [19] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [19]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~258 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~259 (
// Equation(s):
// \my_regfile|data_readRegB[19]~259_combout  = (\my_regfile|data_readRegB[19]~258_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [19]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[19]~258_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [19] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[19]~258_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~259 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~253 (
// Equation(s):
// \my_regfile|data_readRegB[19]~253_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [19])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [19])))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [19]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [19]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~253 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[19]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~254 (
// Equation(s):
// \my_regfile|data_readRegB[19]~254_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[19]~253_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [19])) # (!\my_regfile|data_readRegB[19]~253_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [19]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[19]~253_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [19]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|data_readRegB[19]~253_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~254 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[19]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~255 (
// Equation(s):
// \my_regfile|data_readRegB[19]~255_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[3].dffei|q [19])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [19]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~255 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~256 (
// Equation(s):
// \my_regfile|data_readRegB[19]~256_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[19]~255_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [19]))) # (!\my_regfile|data_readRegB[19]~255_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [19])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[19]~255_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[19]~255_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~256 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~257 (
// Equation(s):
// \my_regfile|data_readRegB[19]~257_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[19]~254_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[19]~256_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[19]~254_combout ),
	.datad(\my_regfile|data_readRegB[19]~256_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~257 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~260 (
// Equation(s):
// \my_regfile|data_readRegB[19]~260_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[19]~257_combout  & ((\my_regfile|data_readRegB[19]~259_combout ))) # (!\my_regfile|data_readRegB[19]~257_combout  & 
// (\my_regfile|data_readRegB[19]~252_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[19]~257_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[19]~252_combout ),
	.datac(\my_regfile|data_readRegB[19]~259_combout ),
	.datad(\my_regfile|data_readRegB[19]~257_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~260 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~261 (
// Equation(s):
// \my_regfile|data_readRegB[19]~261_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|regWriteCheck_loop[17].dffei|q [19]) # (\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[1].dffei|q [19] & ((!\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~261 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~262 (
// Equation(s):
// \my_regfile|data_readRegB[19]~262_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[19]~261_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [19]))) # (!\my_regfile|data_readRegB[19]~261_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [19])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[19]~261_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [19]),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[19]~261_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~262 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~263 (
// Equation(s):
// \my_regfile|data_readRegB[19]~263_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [19])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [19])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [19]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [19]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~263 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~264 (
// Equation(s):
// \my_regfile|data_readRegB[19]~264_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[19]~263_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [19])) # (!\my_regfile|data_readRegB[19]~263_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [19]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[19]~263_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [19]),
	.datad(\my_regfile|data_readRegB[19]~263_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~264 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~265 (
// Equation(s):
// \my_regfile|data_readRegB[19]~265_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[19]~264_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [19]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [19]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[19]~264_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~265 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~266 (
// Equation(s):
// \my_regfile|data_readRegB[19]~266_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[19]~265_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [19])) # (!\my_regfile|data_readRegB[19]~265_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [19]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[19]~265_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [19]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [19]),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[19]~265_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~266 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~267 (
// Equation(s):
// \my_regfile|data_readRegB[19]~267_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[19]~262_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((!\my_regfile|data_readRegB[31]~16_combout  & \my_regfile|data_readRegB[19]~266_combout ))))

	.dataa(\my_regfile|data_readRegB[19]~262_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[19]~266_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~267 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[19]~270 (
// Equation(s):
// \my_regfile|data_readRegB[19]~270_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[19]~267_combout  & (\my_regfile|data_readRegB[19]~269_combout )) # (!\my_regfile|data_readRegB[19]~267_combout  & 
// ((\my_regfile|data_readRegB[19]~260_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[19]~267_combout ))))

	.dataa(\my_regfile|data_readRegB[19]~269_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[19]~260_combout ),
	.datad(\my_regfile|data_readRegB[19]~267_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[19]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[19]~270 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[19]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \my_processor|dataA[19]~12 (
// Equation(s):
// \my_processor|dataA[19]~12_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & (\my_regfile|data_readRegB[19]~270_combout ))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[19]~359_combout 
// ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[19]~270_combout ),
	.datad(\my_regfile|data_readRegA[19]~359_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[19]~12 .lut_mask = 16'hB380;
defparam \my_processor|dataA[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add1~40 (
// Equation(s):
// \my_processor|ALUOper|Add1~40_combout  = ((\my_processor|dataB[20]~11_combout  $ (\my_processor|dataA[20]~11_combout  $ (\my_processor|ALUOper|Add1~39 )))) # (GND)
// \my_processor|ALUOper|Add1~41  = CARRY((\my_processor|dataB[20]~11_combout  & (\my_processor|dataA[20]~11_combout  & !\my_processor|ALUOper|Add1~39 )) # (!\my_processor|dataB[20]~11_combout  & ((\my_processor|dataA[20]~11_combout ) # 
// (!\my_processor|ALUOper|Add1~39 ))))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|dataA[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~39 ),
	.combout(\my_processor|ALUOper|Add1~40_combout ),
	.cout(\my_processor|ALUOper|Add1~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~40 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[20]~234 (
// Equation(s):
// \my_processor|data_writeReg[20]~234_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[20]~233_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|ALUOper|Add1~40_combout )))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~233_combout ),
	.datad(\my_processor|ALUOper|Add1~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~234 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[20]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cycloneive_lcell_comb \my_processor|npcRes[20]~141 (
// Equation(s):
// \my_processor|npcRes[20]~141_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [20]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~141 .lut_mask = 16'hF5FF;
defparam \my_processor|npcRes[20]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneive_lcell_comb \my_processor|getBRes|Add0~40 (
// Equation(s):
// \my_processor|getBRes|Add0~40_combout  = ((\my_processor|getNPC|Add0~40_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|getBRes|Add0~39 )))) # (GND)
// \my_processor|getBRes|Add0~41  = CARRY((\my_processor|getNPC|Add0~40_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|getBRes|Add0~39 ))) # (!\my_processor|getNPC|Add0~40_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~39 )))

	.dataa(\my_processor|getNPC|Add0~40_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~39 ),
	.combout(\my_processor|getBRes|Add0~40_combout ),
	.cout(\my_processor|getBRes|Add0~41 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cycloneive_lcell_comb \my_processor|npcRes[20]~140 (
// Equation(s):
// \my_processor|npcRes[20]~140_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~40_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~40_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~40_combout ),
	.datab(\my_processor|getNPC|Add0~40_combout ),
	.datac(\my_processor|checker|isBlt~0_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~140 .lut_mask = 16'hAFCF;
defparam \my_processor|npcRes[20]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cycloneive_lcell_comb \my_processor|npcRes[20]~142 (
// Equation(s):
// \my_processor|npcRes[20]~142_combout  = (\my_processor|npcRes[20]~141_combout  & (\my_processor|npcRes[20]~140_combout  & ((\my_processor|getNPC|Add0~40_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~40_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[20]~141_combout ),
	.datad(\my_processor|npcRes[20]~140_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~142 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[20]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cycloneive_lcell_comb \my_processor|npcRes[20]~144 (
// Equation(s):
// \my_processor|npcRes[20]~144_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~40_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~40_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~40_combout ),
	.datac(\my_processor|getBRes|Add0~40_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~144 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[20]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneive_lcell_comb \my_processor|npcRes[20]~143 (
// Equation(s):
// \my_processor|npcRes[20]~143_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~40_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datab(\my_processor|getNPC|Add0~40_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~143 .lut_mask = 16'hFCFA;
defparam \my_processor|npcRes[20]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cycloneive_lcell_comb \my_processor|npcRes[20]~145 (
// Equation(s):
// \my_processor|npcRes[20]~145_combout  = (\my_processor|npcRes[20]~143_combout  & (((\my_processor|npcRes[20]~144_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|npcRes[20]~144_combout ),
	.datac(\my_processor|checker|isB~1_combout ),
	.datad(\my_processor|npcRes[20]~143_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~145 .lut_mask = 16'hDF00;
defparam \my_processor|npcRes[20]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneive_lcell_comb \my_processor|npcRes[20]~146 (
// Equation(s):
// \my_processor|npcRes[20]~146_combout  = (\my_processor|npcRes[20]~142_combout  & (\my_processor|npcRes[20]~145_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[20]~337_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[20]~337_combout ),
	.datac(\my_processor|npcRes[20]~142_combout ),
	.datad(\my_processor|npcRes[20]~145_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[20]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[20]~146 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[20]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N7
dffeas \my_processor|pc_reg|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[20]~146_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[20] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N8
cycloneive_lcell_comb \my_processor|getNPC|Add0~40 (
// Equation(s):
// \my_processor|getNPC|Add0~40_combout  = (\my_processor|pc_reg|q [20] & (\my_processor|getNPC|Add0~39  $ (GND))) # (!\my_processor|pc_reg|q [20] & (!\my_processor|getNPC|Add0~39  & VCC))
// \my_processor|getNPC|Add0~41  = CARRY((\my_processor|pc_reg|q [20] & !\my_processor|getNPC|Add0~39 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~39 ),
	.combout(\my_processor|getNPC|Add0~40_combout ),
	.cout(\my_processor|getNPC|Add0~41 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~40 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneive_lcell_comb \my_processor|data_writeReg[20]~229 (
// Equation(s):
// \my_processor|data_writeReg[20]~229_combout  = (\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [20])) # (!\my_processor|checker|isSetx~1_combout  & ((\my_processor|getNPC|Add0~40_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [20]),
	.datac(\my_processor|checker|isSetx~1_combout ),
	.datad(\my_processor|getNPC|Add0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~229 .lut_mask = 16'hCFC0;
defparam \my_processor|data_writeReg[20]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~84 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~84_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[18]~13_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~11_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[20]~11_combout ),
	.datad(\my_processor|dataA[18]~13_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~84 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~85 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~85_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~24_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~84_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~24_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~85 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~76_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~85_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~76_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~86 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[20]~230 (
// Equation(s):
// \my_processor|data_writeReg[20]~230_combout  = (\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[17]~190_combout ) # ((\my_processor|ALUOper|ShiftLeft0~63_combout )))) # (!\my_processor|data_writeReg[17]~191_combout  & 
// (!\my_processor|data_writeReg[17]~190_combout  & (\my_processor|ALUOper|ShiftLeft0~86_combout )))

	.dataa(\my_processor|data_writeReg[17]~191_combout ),
	.datab(\my_processor|data_writeReg[17]~190_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~230 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[20]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[20]~231 (
// Equation(s):
// \my_processor|data_writeReg[20]~231_combout  = (\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[20]~230_combout  & ((\my_processor|ALUOper|ShiftRight0~79_combout ))) # (!\my_processor|data_writeReg[20]~230_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~39_combout )))) # (!\my_processor|data_writeReg[17]~190_combout  & (((\my_processor|data_writeReg[20]~230_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~39_combout ),
	.datab(\my_processor|data_writeReg[17]~190_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~79_combout ),
	.datad(\my_processor|data_writeReg[20]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~231 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[20]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[20]~232 (
// Equation(s):
// \my_processor|data_writeReg[20]~232_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[3]~63_combout ) # ((\my_processor|data_writeReg[20]~231_combout )))) # (!\my_processor|data_writeReg[31]~323_combout  & 
// (((\my_processor|data_writeReg[20]~229_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[20]~229_combout ),
	.datad(\my_processor|data_writeReg[20]~231_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~232 .lut_mask = 16'hFCB8;
defparam \my_processor|data_writeReg[20]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \my_processor|data_writeReg[20]~235 (
// Equation(s):
// \my_processor|data_writeReg[20]~235_combout  = (\my_processor|data_writeReg[4]~81_combout  & (\my_processor|data_writeReg[20]~232_combout  & ((\my_processor|data_writeReg[20]~234_combout ) # (!\my_processor|data_writeReg[3]~63_combout )))) # 
// (!\my_processor|data_writeReg[4]~81_combout  & (((\my_processor|data_writeReg[20]~234_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|data_writeReg[20]~234_combout ),
	.datad(\my_processor|data_writeReg[20]~232_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~235 .lut_mask = 16'hF430;
defparam \my_processor|data_writeReg[20]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|Add0~40 (
// Equation(s):
// \my_processor|ALUOper|Add0~40_combout  = ((\my_processor|dataB[20]~11_combout  $ (\my_processor|dataA[20]~11_combout  $ (!\my_processor|ALUOper|Add0~39 )))) # (GND)
// \my_processor|ALUOper|Add0~41  = CARRY((\my_processor|dataB[20]~11_combout  & ((\my_processor|dataA[20]~11_combout ) # (!\my_processor|ALUOper|Add0~39 ))) # (!\my_processor|dataB[20]~11_combout  & (\my_processor|dataA[20]~11_combout  & 
// !\my_processor|ALUOper|Add0~39 )))

	.dataa(\my_processor|dataB[20]~11_combout ),
	.datab(\my_processor|dataA[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~39 ),
	.combout(\my_processor|ALUOper|Add0~40_combout ),
	.cout(\my_processor|ALUOper|Add0~41 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~40 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \my_processor|data_writeReg[20]~236 (
// Equation(s):
// \my_processor|data_writeReg[20]~236_combout  = (\my_processor|data_writeReg[17]~196_combout ) # ((\my_processor|data_writeReg[17]~197_combout  & \my_processor|ALUOper|Add0~40_combout ))

	.dataa(\my_processor|data_writeReg[17]~196_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~197_combout ),
	.datad(\my_processor|ALUOper|Add0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~236 .lut_mask = 16'hFAAA;
defparam \my_processor|data_writeReg[20]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \my_processor|data_writeReg[20]~237 (
// Equation(s):
// \my_processor|data_writeReg[20]~237_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[20]~236_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[20]~236_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[20]~236_combout  & ((\my_processor|data_writeReg[20]~235_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[20]~235_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[20]~236_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~237 .lut_mask = 16'hFA0C;
defparam \my_processor|data_writeReg[20]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~239 (
// Equation(s):
// \my_processor|data_writeReg[20]~239_combout  = (\my_processor|data_writeReg[17]~196_combout  & (!\my_processor|data_writeReg[17]~197_combout )) # (!\my_processor|data_writeReg[17]~196_combout  & (\my_processor|data_writeReg[17]~197_combout  & 
// \my_processor|ALUOper|Add0~40_combout ))

	.dataa(\my_processor|data_writeReg[17]~196_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[17]~197_combout ),
	.datad(\my_processor|ALUOper|Add0~40_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~239 .lut_mask = 16'h5A0A;
defparam \my_processor|data_writeReg[20]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \my_processor|data_writeReg[20]~240 (
// Equation(s):
// \my_processor|data_writeReg[20]~240_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[20]~239_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[20]~239_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[20]~239_combout  & ((\my_processor|data_writeReg[20]~235_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[4]~327_combout ),
	.datac(\my_processor|data_writeReg[20]~239_combout ),
	.datad(\my_processor|data_writeReg[20]~235_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~240 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[21]~252_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~307 (
// Equation(s):
// \my_regfile|data_readRegA[21]~307_combout  = ((\my_regfile|regWriteCheck_loop[21].dffei|q [21]) # (!\my_regfile|bca|bitcheck[1]~34_combout )) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~307 .lut_mask = 16'hDDFF;
defparam \my_regfile|data_readRegA[21]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~306 (
// Equation(s):
// \my_regfile|data_readRegA[21]~306_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [21])) # (!\my_regfile|bca|bitcheck[19]~48_combout ))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [21]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~306 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[21]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~308 (
// Equation(s):
// \my_regfile|data_readRegA[21]~308_combout  = (\my_regfile|data_readRegA[21]~307_combout  & (\my_regfile|data_readRegA[21]~306_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [21]))))

	.dataa(\my_regfile|data_readRegA[21]~307_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datad(\my_regfile|data_readRegA[21]~306_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~308 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[21]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[25].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~310 (
// Equation(s):
// \my_regfile|data_readRegA[21]~310_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [21] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [21]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~310 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[21]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y27_N23
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~312 (
// Equation(s):
// \my_regfile|data_readRegA[21]~312_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [21])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [21] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~312 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[21]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N19
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~311 (
// Equation(s):
// \my_regfile|data_readRegA[21]~311_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [21]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~311 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~313 (
// Equation(s):
// \my_regfile|data_readRegA[21]~313_combout  = (\my_regfile|data_readRegA[21]~312_combout  & (\my_regfile|data_readRegA[21]~311_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [21]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datac(\my_regfile|data_readRegA[21]~312_combout ),
	.datad(\my_regfile|data_readRegA[21]~311_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~313 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[21]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~309 (
// Equation(s):
// \my_regfile|data_readRegA[21]~309_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [21] & ((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|bca|bitcheck[24]~52_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [21]))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~309 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[21]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~314 (
// Equation(s):
// \my_regfile|data_readRegA[21]~314_combout  = (\my_regfile|data_readRegA[21]~308_combout  & (\my_regfile|data_readRegA[21]~310_combout  & (\my_regfile|data_readRegA[21]~313_combout  & \my_regfile|data_readRegA[21]~309_combout )))

	.dataa(\my_regfile|data_readRegA[21]~308_combout ),
	.datab(\my_regfile|data_readRegA[21]~310_combout ),
	.datac(\my_regfile|data_readRegA[21]~313_combout ),
	.datad(\my_regfile|data_readRegA[21]~309_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~314 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \my_processor|data[21]~38 (
// Equation(s):
// \my_processor|data[21]~38_combout  = (((\my_regfile|data_readRegA[21]~305_combout  & \my_regfile|data_readRegA[21]~314_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[21]~305_combout ),
	.datad(\my_regfile|data_readRegA[21]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|data[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[21]~38 .lut_mask = 16'hF777;
defparam \my_processor|data[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[21]~38_combout ,\my_processor|data[20]~37_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[20]~238 (
// Equation(s):
// \my_processor|data_writeReg[20]~238_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [20]))) # (!\my_processor|data_writeReg[31]~323_combout  & (\my_processor|data_writeReg[20]~229_combout ))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[20]~229_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~238 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[20]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \my_processor|data_writeReg[20]~241 (
// Equation(s):
// \my_processor|data_writeReg[20]~241_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[20]~238_combout  & (\my_processor|data_writeReg[20]~237_combout )) # (!\my_processor|data_writeReg[20]~238_combout  & 
// ((\my_processor|data_writeReg[20]~240_combout ))))) # (!\my_processor|data_writeReg[31]~323_combout  & (((\my_processor|data_writeReg[20]~238_combout ))))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(\my_processor|data_writeReg[20]~237_combout ),
	.datac(\my_processor|data_writeReg[20]~240_combout ),
	.datad(\my_processor|data_writeReg[20]~238_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[20]~241 .lut_mask = 16'hDDA0;
defparam \my_processor|data_writeReg[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N17
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[20] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[20]~241_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~334 (
// Equation(s):
// \my_regfile|data_readRegA[20]~334_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [20]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~334 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[20]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~333 (
// Equation(s):
// \my_regfile|data_readRegA[20]~333_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [20]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [20]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~333_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~333 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[20]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~335 (
// Equation(s):
// \my_regfile|data_readRegA[20]~335_combout  = (\my_regfile|data_readRegA[20]~334_combout  & (\my_regfile|data_readRegA[20]~333_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [20]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|data_readRegA[20]~334_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[20]~333_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~335 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[20]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~331 (
// Equation(s):
// \my_regfile|data_readRegA[20]~331_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [20] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [20]) # (!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [20] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [20]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [20]),
	.datab(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~331_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~331 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[20]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~332 (
// Equation(s):
// \my_regfile|data_readRegA[20]~332_combout  = (\my_regfile|bca|bitcheck[26]~57_combout  & (((\my_regfile|regWriteCheck_loop[25].dffei|q [20])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|bca|bitcheck[26]~57_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [20] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [20]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~332 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[20]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~328 (
// Equation(s):
// \my_regfile|data_readRegA[20]~328_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[19].dffei|q [20]) # (!\my_regfile|bca|bitcheck[19]~56_combout ))) # (!\my_processor|ctrl_readRegA[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [20]),
	.datad(\my_regfile|bca|bitcheck[19]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~328_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~328 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[20]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~329 (
// Equation(s):
// \my_regfile|data_readRegA[20]~329_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [20] & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [20])))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [20]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [20]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~329_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~329 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[20]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~330 (
// Equation(s):
// \my_regfile|data_readRegA[20]~330_combout  = (\my_regfile|data_readRegA[20]~328_combout  & (\my_regfile|data_readRegA[20]~329_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [20]))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|data_readRegA[20]~328_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [20]),
	.datad(\my_regfile|data_readRegA[20]~329_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~330 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[20]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[20]~336 (
// Equation(s):
// \my_regfile|data_readRegA[20]~336_combout  = (\my_regfile|data_readRegA[20]~335_combout  & (\my_regfile|data_readRegA[20]~331_combout  & (\my_regfile|data_readRegA[20]~332_combout  & \my_regfile|data_readRegA[20]~330_combout )))

	.dataa(\my_regfile|data_readRegA[20]~335_combout ),
	.datab(\my_regfile|data_readRegA[20]~331_combout ),
	.datac(\my_regfile|data_readRegA[20]~332_combout ),
	.datad(\my_regfile|data_readRegA[20]~330_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[20]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[20]~336 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[20]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \my_processor|data[20]~37 (
// Equation(s):
// \my_processor|data[20]~37_combout  = (((\my_regfile|data_readRegA[20]~336_combout  & \my_regfile|data_readRegA[20]~327_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[20]~336_combout ),
	.datad(\my_regfile|data_readRegA[20]~327_combout ),
	.cin(gnd),
	.combout(\my_processor|data[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[20]~37 .lut_mask = 16'hF777;
defparam \my_processor|data[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cycloneive_lcell_comb \my_processor|getBRes|Add0~42 (
// Equation(s):
// \my_processor|getBRes|Add0~42_combout  = (\my_processor|getNPC|Add0~42_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|getBRes|Add0~41  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|getBRes|Add0~41 )))) # (!\my_processor|getNPC|Add0~42_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getBRes|Add0~41 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|getBRes|Add0~41 ) # (GND)))))
// \my_processor|getBRes|Add0~43  = CARRY((\my_processor|getNPC|Add0~42_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~41 )) # (!\my_processor|getNPC|Add0~42_combout  & ((!\my_processor|getBRes|Add0~41 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|getNPC|Add0~42_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~41 ),
	.combout(\my_processor|getBRes|Add0~42_combout ),
	.cout(\my_processor|getBRes|Add0~43 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneive_lcell_comb \my_processor|npcRes[21]~151 (
// Equation(s):
// \my_processor|npcRes[21]~151_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~42_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~42_combout ))

	.dataa(\my_processor|getBRes|Add0~42_combout ),
	.datab(gnd),
	.datac(\my_processor|getNPC|Add0~42_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~151 .lut_mask = 16'hF0AA;
defparam \my_processor|npcRes[21]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N10
cycloneive_lcell_comb \my_processor|npcRes[21]~150 (
// Equation(s):
// \my_processor|npcRes[21]~150_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~42_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\my_processor|getNPC|Add0~42_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~150 .lut_mask = 16'hFAEE;
defparam \my_processor|npcRes[21]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneive_lcell_comb \my_processor|npcRes[21]~152 (
// Equation(s):
// \my_processor|npcRes[21]~152_combout  = (\my_processor|npcRes[21]~150_combout  & (((\my_processor|npcRes[21]~151_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[21]~151_combout ),
	.datad(\my_processor|npcRes[21]~150_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~152 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[21]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneive_lcell_comb \my_processor|npcRes[21]~148 (
// Equation(s):
// \my_processor|npcRes[21]~148_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [21]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~148 .lut_mask = 16'hFF3F;
defparam \my_processor|npcRes[21]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneive_lcell_comb \my_processor|npcRes[21]~147 (
// Equation(s):
// \my_processor|npcRes[21]~147_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~42_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~42_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~42_combout ),
	.datab(\my_processor|getNPC|Add0~42_combout ),
	.datac(\my_processor|checker|isBlt~0_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~147 .lut_mask = 16'hAFCF;
defparam \my_processor|npcRes[21]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N24
cycloneive_lcell_comb \my_processor|npcRes[21]~149 (
// Equation(s):
// \my_processor|npcRes[21]~149_combout  = (\my_processor|npcRes[21]~148_combout  & (\my_processor|npcRes[21]~147_combout  & ((\my_processor|getNPC|Add0~42_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~42_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[21]~148_combout ),
	.datad(\my_processor|npcRes[21]~147_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~149 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[21]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneive_lcell_comb \my_processor|npcRes[21]~153 (
// Equation(s):
// \my_processor|npcRes[21]~153_combout  = (\my_processor|npcRes[21]~152_combout  & (\my_processor|npcRes[21]~149_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[21]~315_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[21]~315_combout ),
	.datac(\my_processor|npcRes[21]~152_combout ),
	.datad(\my_processor|npcRes[21]~149_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[21]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[21]~153 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[21]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N29
dffeas \my_processor|pc_reg|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[21]~153_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[21] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N10
cycloneive_lcell_comb \my_processor|getNPC|Add0~42 (
// Equation(s):
// \my_processor|getNPC|Add0~42_combout  = (\my_processor|pc_reg|q [21] & (!\my_processor|getNPC|Add0~41 )) # (!\my_processor|pc_reg|q [21] & ((\my_processor|getNPC|Add0~41 ) # (GND)))
// \my_processor|getNPC|Add0~43  = CARRY((!\my_processor|getNPC|Add0~41 ) # (!\my_processor|pc_reg|q [21]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~41 ),
	.combout(\my_processor|getNPC|Add0~42_combout ),
	.cout(\my_processor|getNPC|Add0~43 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~42 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneive_lcell_comb \my_processor|data_writeReg[21]~242 (
// Equation(s):
// \my_processor|data_writeReg[21]~242_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [21]))) # (!\my_processor|checker|isSetx~1_combout  & 
// (\my_processor|getNPC|Add0~42_combout ))))

	.dataa(\my_processor|getNPC|Add0~42_combout ),
	.datab(\my_processor|checker|isSetx~1_combout ),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~242 .lut_mask = 16'h0E02;
defparam \my_processor|data_writeReg[21]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~228 (
// Equation(s):
// \my_regfile|data_readRegB[21]~228_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[13].dffei|q [21])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~228 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~229 (
// Equation(s):
// \my_regfile|data_readRegB[21]~229_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[21]~228_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [21]))) # (!\my_regfile|data_readRegB[21]~228_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [21])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[21]~228_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [21]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~228_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~229 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~252_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~223 (
// Equation(s):
// \my_regfile|data_readRegB[21]~223_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [21]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((\my_regfile|regWriteCheck_loop[4].dffei|q [21] & !\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~223 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[21]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~224 (
// Equation(s):
// \my_regfile|data_readRegB[21]~224_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[21]~223_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [21]))) # (!\my_regfile|data_readRegB[21]~223_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [21])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[21]~223_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [21]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[21]~223_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~224 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[21]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~225 (
// Equation(s):
// \my_regfile|data_readRegB[21]~225_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|data_readRegB[31]~653_combout )) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[21]~224_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [21]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|data_readRegB[31]~653_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~224_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~225 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~226 (
// Equation(s):
// \my_regfile|data_readRegB[21]~226_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[21]~225_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [21]))) # (!\my_regfile|data_readRegB[21]~225_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [21])))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[21]~225_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [21]),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datac(\my_regfile|data_readRegB[31]~21_combout ),
	.datad(\my_regfile|data_readRegB[21]~225_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~226 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N31
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~221 (
// Equation(s):
// \my_regfile|data_readRegB[21]~221_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [21]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [21]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~221 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[21]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~252_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~222 (
// Equation(s):
// \my_regfile|data_readRegB[21]~222_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[21]~221_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [21])) # (!\my_regfile|data_readRegB[21]~221_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [21]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[21]~221_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [21]),
	.datac(\my_regfile|data_readRegB[21]~221_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~222 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[21]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~227 (
// Equation(s):
// \my_regfile|data_readRegB[21]~227_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[31]~651_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// ((\my_regfile|data_readRegB[21]~222_combout ))) # (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[21]~226_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[21]~226_combout ),
	.datad(\my_regfile|data_readRegB[21]~222_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~227 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N3
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~215 (
// Equation(s):
// \my_regfile|data_readRegB[21]~215_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [21]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [21]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~215 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[21]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~216 (
// Equation(s):
// \my_regfile|data_readRegB[21]~216_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[21]~215_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [21])) # (!\my_regfile|data_readRegB[21]~215_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [21]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[21]~215_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~215_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~216 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[21]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[21]~252_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N3
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~213 (
// Equation(s):
// \my_regfile|data_readRegB[21]~213_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [21]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [21] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~213 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[21]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~214 (
// Equation(s):
// \my_regfile|data_readRegB[21]~214_combout  = (\my_regfile|data_readRegB[21]~213_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[21]~213_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [21] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.datab(\my_regfile|data_readRegB[21]~213_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~214 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[21]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~217 (
// Equation(s):
// \my_regfile|data_readRegB[21]~217_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|data_readRegB[21]~214_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[21]~216_combout )))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[21]~216_combout ),
	.datad(\my_regfile|data_readRegB[21]~214_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~217 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[21]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~218 (
// Equation(s):
// \my_regfile|data_readRegB[21]~218_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [21])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [21])))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~218 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[21]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~219 (
// Equation(s):
// \my_regfile|data_readRegB[21]~219_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[21]~218_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [21])) # (!\my_regfile|data_readRegB[21]~218_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [21]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[21]~218_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~218_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~219 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[21]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout  = \my_processor|data_writeReg[21]~252_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~252_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~211 (
// Equation(s):
// \my_regfile|data_readRegB[21]~211_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [21]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [21] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [21]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~211 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[21]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~212 (
// Equation(s):
// \my_regfile|data_readRegB[21]~212_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[21]~211_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [21])) # (!\my_regfile|data_readRegB[21]~211_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [21]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[21]~211_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [21]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [21]),
	.datad(\my_regfile|data_readRegB[21]~211_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~212 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[21]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~220 (
// Equation(s):
// \my_regfile|data_readRegB[21]~220_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[21]~217_combout  & (\my_regfile|data_readRegB[21]~219_combout )) # (!\my_regfile|data_readRegB[21]~217_combout  & 
// ((\my_regfile|data_readRegB[21]~212_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[21]~217_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[21]~217_combout ),
	.datac(\my_regfile|data_readRegB[21]~219_combout ),
	.datad(\my_regfile|data_readRegB[21]~212_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~220 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[21]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[21]~230 (
// Equation(s):
// \my_regfile|data_readRegB[21]~230_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[21]~227_combout  & (\my_regfile|data_readRegB[21]~229_combout )) # (!\my_regfile|data_readRegB[21]~227_combout  & 
// ((\my_regfile|data_readRegB[21]~220_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[21]~227_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[21]~229_combout ),
	.datac(\my_regfile|data_readRegB[21]~227_combout ),
	.datad(\my_regfile|data_readRegB[21]~220_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[21]~230 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \my_processor|dataB[21]~10 (
// Equation(s):
// \my_processor|dataB[21]~10_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[21]~230_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[21]~10 .lut_mask = 16'hCAC0;
defparam \my_processor|dataB[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N26
cycloneive_lcell_comb \my_processor|data_writeReg[21]~244 (
// Equation(s):
// \my_processor|data_writeReg[21]~244_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataA[21]~10_combout ) # (\my_processor|dataB[21]~10_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (\my_processor|dataA[21]~10_combout  & \my_processor|dataB[21]~10_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataA[21]~10_combout ),
	.datad(\my_processor|dataB[21]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~244 .lut_mask = 16'hFCC0;
defparam \my_processor|data_writeReg[21]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add1~42 (
// Equation(s):
// \my_processor|ALUOper|Add1~42_combout  = (\my_processor|dataA[21]~10_combout  & ((\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataB[21]~10_combout  & (\my_processor|ALUOper|Add1~41  & VCC)))) # 
// (!\my_processor|dataA[21]~10_combout  & ((\my_processor|dataB[21]~10_combout  & ((\my_processor|ALUOper|Add1~41 ) # (GND))) # (!\my_processor|dataB[21]~10_combout  & (!\my_processor|ALUOper|Add1~41 ))))
// \my_processor|ALUOper|Add1~43  = CARRY((\my_processor|dataA[21]~10_combout  & (\my_processor|dataB[21]~10_combout  & !\my_processor|ALUOper|Add1~41 )) # (!\my_processor|dataA[21]~10_combout  & ((\my_processor|dataB[21]~10_combout ) # 
// (!\my_processor|ALUOper|Add1~41 ))))

	.dataa(\my_processor|dataA[21]~10_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~41 ),
	.combout(\my_processor|ALUOper|Add1~42_combout ),
	.cout(\my_processor|ALUOper|Add1~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~42 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~82 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~82_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~97_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (\my_processor|ALUOper|ShiftRight0~81_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|ALUOper|ShiftRight0~81_combout ),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~82 .lut_mask = 16'hEE44;
defparam \my_processor|ALUOper|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~87 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~87_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[19]~12_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[21]~10_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[21]~10_combout ),
	.datad(\my_processor|dataA[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~87 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~88 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~88_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~84_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~87_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~88 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~79_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~88_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~89 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~43 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~43_combout  = (\my_processor|ALUOper|ShiftLeft0~42_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~42_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~43 .lut_mask = 16'h00F0;
defparam \my_processor|ALUOper|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \my_processor|data_writeReg[21]~245 (
// Equation(s):
// \my_processor|data_writeReg[21]~245_combout  = (\my_processor|data_writeReg[17]~191_combout  & (((\my_processor|data_writeReg[17]~190_combout )))) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[17]~190_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~43_combout ))) # (!\my_processor|data_writeReg[17]~190_combout  & (\my_processor|ALUOper|ShiftLeft0~89_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|data_writeReg[17]~190_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~245 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[21]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \my_processor|data_writeReg[21]~246 (
// Equation(s):
// \my_processor|data_writeReg[21]~246_combout  = (\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[21]~245_combout  & (\my_processor|ALUOper|ShiftRight0~82_combout )) # (!\my_processor|data_writeReg[21]~245_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~67_combout ))))) # (!\my_processor|data_writeReg[17]~191_combout  & (((\my_processor|data_writeReg[21]~245_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~67_combout ),
	.datac(\my_processor|data_writeReg[17]~191_combout ),
	.datad(\my_processor|data_writeReg[21]~245_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~246 .lut_mask = 16'hAFC0;
defparam \my_processor|data_writeReg[21]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \my_processor|data_writeReg[21]~247 (
// Equation(s):
// \my_processor|data_writeReg[21]~247_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[21]~246_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|Add1~42_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~42_combout ),
	.datad(\my_processor|data_writeReg[21]~246_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~247 .lut_mask = 16'hFC30;
defparam \my_processor|data_writeReg[21]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \my_processor|data_writeReg[21]~248 (
// Equation(s):
// \my_processor|data_writeReg[21]~248_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[21]~244_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[21]~247_combout )))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[21]~244_combout ),
	.datad(\my_processor|data_writeReg[21]~247_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~248 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[21]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|Add0~42 (
// Equation(s):
// \my_processor|ALUOper|Add0~42_combout  = (\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~10_combout  & (\my_processor|ALUOper|Add0~41  & VCC)) # (!\my_processor|dataA[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )))) # 
// (!\my_processor|dataB[21]~10_combout  & ((\my_processor|dataA[21]~10_combout  & (!\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataA[21]~10_combout  & ((\my_processor|ALUOper|Add0~41 ) # (GND)))))
// \my_processor|ALUOper|Add0~43  = CARRY((\my_processor|dataB[21]~10_combout  & (!\my_processor|dataA[21]~10_combout  & !\my_processor|ALUOper|Add0~41 )) # (!\my_processor|dataB[21]~10_combout  & ((!\my_processor|ALUOper|Add0~41 ) # 
// (!\my_processor|dataA[21]~10_combout ))))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|dataA[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~41 ),
	.combout(\my_processor|ALUOper|Add0~42_combout ),
	.cout(\my_processor|ALUOper|Add0~43 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~42 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \my_processor|data_writeReg[21]~243 (
// Equation(s):
// \my_processor|data_writeReg[21]~243_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((!\my_processor|data_writeReg[17]~197_combout ))) # (!\my_processor|data_writeReg[17]~196_combout  & (\my_processor|ALUOper|Add0~42_combout  & 
// \my_processor|data_writeReg[17]~197_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~42_combout ),
	.datac(\my_processor|data_writeReg[17]~196_combout ),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~243 .lut_mask = 16'h0CF0;
defparam \my_processor|data_writeReg[21]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \my_processor|data_writeReg[21]~249 (
// Equation(s):
// \my_processor|data_writeReg[21]~249_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[21]~243_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[21]~243_combout  & 
// ((\my_processor|dataA[31]~0_combout ))) # (!\my_processor|data_writeReg[21]~243_combout  & (\my_processor|data_writeReg[21]~248_combout ))))

	.dataa(\my_processor|data_writeReg[21]~248_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[21]~243_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~249 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[21]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \my_processor|data_writeReg[21]~250 (
// Equation(s):
// \my_processor|data_writeReg[21]~250_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((\my_processor|dataA[31]~0_combout ) # ((\my_processor|data_writeReg[4]~327_combout )))) # (!\my_processor|data_writeReg[17]~196_combout  & 
// (((\my_processor|data_writeReg[21]~249_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[17]~196_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[21]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~250 .lut_mask = 16'hFBC8;
defparam \my_processor|data_writeReg[21]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \my_processor|data_writeReg[21]~251 (
// Equation(s):
// \my_processor|data_writeReg[21]~251_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [21]) # (\my_processor|data_writeReg[21]~249_combout )))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\my_processor|data_writeReg[21]~249_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~251 .lut_mask = 16'hCCC0;
defparam \my_processor|data_writeReg[21]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \my_processor|data_writeReg[21]~252 (
// Equation(s):
// \my_processor|data_writeReg[21]~252_combout  = (\my_processor|data_writeReg[21]~242_combout ) # ((\my_processor|data_writeReg[21]~251_combout  & ((\my_processor|data_writeReg[21]~250_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|data_writeReg[21]~242_combout ),
	.datac(\my_processor|data_writeReg[21]~250_combout ),
	.datad(\my_processor|data_writeReg[21]~251_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[21]~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[21]~252 .lut_mask = 16'hFDCC;
defparam \my_processor|data_writeReg[21]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N29
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[21] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[21]~252_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~299 (
// Equation(s):
// \my_regfile|data_readRegA[21]~299_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [21])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [21]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~299 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[21]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~303 (
// Equation(s):
// \my_regfile|data_readRegA[21]~303_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [21]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [21] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [21]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~303 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[21]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~300 (
// Equation(s):
// \my_regfile|data_readRegA[21]~300_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & (((\my_regfile|regWriteCheck_loop[10].dffei|q [21]) # (\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [21]),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~300 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[21]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~302 (
// Equation(s):
// \my_regfile|data_readRegA[21]~302_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [21] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [21]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [21] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [21]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [21]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~302 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[21]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~301 (
// Equation(s):
// \my_regfile|data_readRegA[21]~301_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [21]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [21]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~301 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[21]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~304 (
// Equation(s):
// \my_regfile|data_readRegA[21]~304_combout  = (\my_regfile|data_readRegA[21]~303_combout  & (\my_regfile|data_readRegA[21]~300_combout  & (\my_regfile|data_readRegA[21]~302_combout  & \my_regfile|data_readRegA[21]~301_combout )))

	.dataa(\my_regfile|data_readRegA[21]~303_combout ),
	.datab(\my_regfile|data_readRegA[21]~300_combout ),
	.datac(\my_regfile|data_readRegA[21]~302_combout ),
	.datad(\my_regfile|data_readRegA[21]~301_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~304 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~296 (
// Equation(s):
// \my_regfile|data_readRegA[21]~296_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [21]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~296 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[21]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~295 (
// Equation(s):
// \my_regfile|data_readRegA[21]~295_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [21]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [21]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[15].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~295 .lut_mask = 16'hFB73;
defparam \my_regfile|data_readRegA[21]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~790 (
// Equation(s):
// \my_regfile|data_readRegA[21]~790_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [21]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [21]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~790_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~790 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[21]~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~294 (
// Equation(s):
// \my_regfile|data_readRegA[21]~294_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [21])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [21])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [21]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~294 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[21]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~297 (
// Equation(s):
// \my_regfile|data_readRegA[21]~297_combout  = (\my_regfile|data_readRegA[21]~296_combout  & (\my_regfile|data_readRegA[21]~295_combout  & (\my_regfile|data_readRegA[21]~790_combout  & \my_regfile|data_readRegA[21]~294_combout )))

	.dataa(\my_regfile|data_readRegA[21]~296_combout ),
	.datab(\my_regfile|data_readRegA[21]~295_combout ),
	.datac(\my_regfile|data_readRegA[21]~790_combout ),
	.datad(\my_regfile|data_readRegA[21]~294_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~297 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~298 (
// Equation(s):
// \my_regfile|data_readRegA[21]~298_combout  = (\my_regfile|bca|bitcheck[4]~68_combout  & (((\my_regfile|regWriteCheck_loop[3].dffei|q [21]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|bca|bitcheck[4]~68_combout  & 
// (\my_regfile|regWriteCheck_loop[4].dffei|q [21] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [21]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [21]),
	.datac(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [21]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~298 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[21]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~305 (
// Equation(s):
// \my_regfile|data_readRegA[21]~305_combout  = (\my_regfile|data_readRegA[21]~299_combout  & (\my_regfile|data_readRegA[21]~304_combout  & (\my_regfile|data_readRegA[21]~297_combout  & \my_regfile|data_readRegA[21]~298_combout )))

	.dataa(\my_regfile|data_readRegA[21]~299_combout ),
	.datab(\my_regfile|data_readRegA[21]~304_combout ),
	.datac(\my_regfile|data_readRegA[21]~297_combout ),
	.datad(\my_regfile|data_readRegA[21]~298_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~305 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[21]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[21]~315 (
// Equation(s):
// \my_regfile|data_readRegA[21]~315_combout  = ((\my_regfile|data_readRegA[21]~305_combout  & \my_regfile|data_readRegA[21]~314_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[21]~305_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[21]~314_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[21]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[21]~315 .lut_mask = 16'hAF0F;
defparam \my_regfile|data_readRegA[21]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \my_processor|dataA[21]~10 (
// Equation(s):
// \my_processor|dataA[21]~10_combout  = (\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & \my_regfile|data_readRegB[21]~230_combout )))) # (!\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegA[21]~315_combout ))

	.dataa(\my_regfile|data_readRegA[21]~315_combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_regfile|data_readRegB[21]~230_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[21]~10 .lut_mask = 16'hE222;
defparam \my_processor|dataA[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add1~44 (
// Equation(s):
// \my_processor|ALUOper|Add1~44_combout  = ((\my_processor|dataA[22]~9_combout  $ (\my_processor|dataB[22]~9_combout  $ (\my_processor|ALUOper|Add1~43 )))) # (GND)
// \my_processor|ALUOper|Add1~45  = CARRY((\my_processor|dataA[22]~9_combout  & ((!\my_processor|ALUOper|Add1~43 ) # (!\my_processor|dataB[22]~9_combout ))) # (!\my_processor|dataA[22]~9_combout  & (!\my_processor|dataB[22]~9_combout  & 
// !\my_processor|ALUOper|Add1~43 )))

	.dataa(\my_processor|dataA[22]~9_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~43 ),
	.combout(\my_processor|ALUOper|Add1~44_combout ),
	.cout(\my_processor|ALUOper|Add1~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~44 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add1~46 (
// Equation(s):
// \my_processor|ALUOper|Add1~46_combout  = (\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 )) # (!\my_processor|dataA[23]~8_combout  & ((\my_processor|ALUOper|Add1~45 ) # (GND))))) # 
// (!\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~8_combout  & (\my_processor|ALUOper|Add1~45  & VCC)) # (!\my_processor|dataA[23]~8_combout  & (!\my_processor|ALUOper|Add1~45 ))))
// \my_processor|ALUOper|Add1~47  = CARRY((\my_processor|dataB[23]~8_combout  & ((!\my_processor|ALUOper|Add1~45 ) # (!\my_processor|dataA[23]~8_combout ))) # (!\my_processor|dataB[23]~8_combout  & (!\my_processor|dataA[23]~8_combout  & 
// !\my_processor|ALUOper|Add1~45 )))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~45 ),
	.combout(\my_processor|ALUOper|Add1~46_combout ),
	.cout(\my_processor|ALUOper|Add1~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~46 .lut_mask = 16'h692B;
defparam \my_processor|ALUOper|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add1~48 (
// Equation(s):
// \my_processor|ALUOper|Add1~48_combout  = ((\my_processor|dataB[24]~7_combout  $ (\my_processor|dataA[24]~7_combout  $ (\my_processor|ALUOper|Add1~47 )))) # (GND)
// \my_processor|ALUOper|Add1~49  = CARRY((\my_processor|dataB[24]~7_combout  & (\my_processor|dataA[24]~7_combout  & !\my_processor|ALUOper|Add1~47 )) # (!\my_processor|dataB[24]~7_combout  & ((\my_processor|dataA[24]~7_combout ) # 
// (!\my_processor|ALUOper|Add1~47 ))))

	.dataa(\my_processor|dataB[24]~7_combout ),
	.datab(\my_processor|dataA[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~47 ),
	.combout(\my_processor|ALUOper|Add1~48_combout ),
	.cout(\my_processor|ALUOper|Add1~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~48 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add1~50 (
// Equation(s):
// \my_processor|ALUOper|Add1~50_combout  = (\my_processor|dataA[25]~6_combout  & ((\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataB[25]~6_combout  & (\my_processor|ALUOper|Add1~49  & VCC)))) # 
// (!\my_processor|dataA[25]~6_combout  & ((\my_processor|dataB[25]~6_combout  & ((\my_processor|ALUOper|Add1~49 ) # (GND))) # (!\my_processor|dataB[25]~6_combout  & (!\my_processor|ALUOper|Add1~49 ))))
// \my_processor|ALUOper|Add1~51  = CARRY((\my_processor|dataA[25]~6_combout  & (\my_processor|dataB[25]~6_combout  & !\my_processor|ALUOper|Add1~49 )) # (!\my_processor|dataA[25]~6_combout  & ((\my_processor|dataB[25]~6_combout ) # 
// (!\my_processor|ALUOper|Add1~49 ))))

	.dataa(\my_processor|dataA[25]~6_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~49 ),
	.combout(\my_processor|ALUOper|Add1~50_combout ),
	.cout(\my_processor|ALUOper|Add1~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~50 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Add1~52 (
// Equation(s):
// \my_processor|ALUOper|Add1~52_combout  = ((\my_processor|dataB[26]~5_combout  $ (\my_processor|dataA[26]~5_combout  $ (\my_processor|ALUOper|Add1~51 )))) # (GND)
// \my_processor|ALUOper|Add1~53  = CARRY((\my_processor|dataB[26]~5_combout  & (\my_processor|dataA[26]~5_combout  & !\my_processor|ALUOper|Add1~51 )) # (!\my_processor|dataB[26]~5_combout  & ((\my_processor|dataA[26]~5_combout ) # 
// (!\my_processor|ALUOper|Add1~51 ))))

	.dataa(\my_processor|dataB[26]~5_combout ),
	.datab(\my_processor|dataA[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~51 ),
	.combout(\my_processor|ALUOper|Add1~52_combout ),
	.cout(\my_processor|ALUOper|Add1~53 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~52 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Add1~54 (
// Equation(s):
// \my_processor|ALUOper|Add1~54_combout  = (\my_processor|dataA[27]~4_combout  & ((\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataB[27]~4_combout  & (\my_processor|ALUOper|Add1~53  & VCC)))) # 
// (!\my_processor|dataA[27]~4_combout  & ((\my_processor|dataB[27]~4_combout  & ((\my_processor|ALUOper|Add1~53 ) # (GND))) # (!\my_processor|dataB[27]~4_combout  & (!\my_processor|ALUOper|Add1~53 ))))
// \my_processor|ALUOper|Add1~55  = CARRY((\my_processor|dataA[27]~4_combout  & (\my_processor|dataB[27]~4_combout  & !\my_processor|ALUOper|Add1~53 )) # (!\my_processor|dataA[27]~4_combout  & ((\my_processor|dataB[27]~4_combout ) # 
// (!\my_processor|ALUOper|Add1~53 ))))

	.dataa(\my_processor|dataA[27]~4_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~53 ),
	.combout(\my_processor|ALUOper|Add1~54_combout ),
	.cout(\my_processor|ALUOper|Add1~55 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~54 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneive_lcell_comb \my_processor|ALUOper|Selector4~2 (
// Equation(s):
// \my_processor|ALUOper|Selector4~2_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|aulOper[1]~3_combout ) # ((\my_processor|ALUOper|Add1~54_combout )))) # (!\my_processor|aulOper[0]~2_combout  & (!\my_processor|aulOper[1]~3_combout  & 
// ((\my_processor|ALUOper|Add0~54_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|ALUOper|Add1~54_combout ),
	.datad(\my_processor|ALUOper|Add0~54_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector4~2 .lut_mask = 16'hB9A8;
defparam \my_processor|ALUOper|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneive_lcell_comb \my_processor|data_writeReg[27]~297 (
// Equation(s):
// \my_processor|data_writeReg[27]~297_combout  = (\my_processor|aulOper[1]~3_combout  & ((\my_processor|dataB[27]~4_combout  & ((\my_processor|dataA[27]~4_combout ) # (\my_processor|ALUOper|Selector4~2_combout ))) # (!\my_processor|dataB[27]~4_combout  & 
// (\my_processor|dataA[27]~4_combout  & \my_processor|ALUOper|Selector4~2_combout )))) # (!\my_processor|aulOper[1]~3_combout  & (((\my_processor|ALUOper|Selector4~2_combout ))))

	.dataa(\my_processor|aulOper[1]~3_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(\my_processor|dataA[27]~4_combout ),
	.datad(\my_processor|ALUOper|Selector4~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~297 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[27]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|dataA[31]~0_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|dataA[31]~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~66_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~66_combout ),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~93 .lut_mask = 16'hFE10;
defparam \my_processor|ALUOper|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~20 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~20_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[26]~5_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[27]~4_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[26]~5_combout ),
	.datad(\my_processor|dataA[27]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~20 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~19 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~19_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[24]~7_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[25]~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|dataA[25]~6_combout ),
	.datad(\my_processor|dataA[24]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~19 .lut_mask = 16'hC840;
defparam \my_processor|ALUOper|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~21 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~21_combout  = (\my_processor|ALUOper|ShiftLeft0~19_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~20_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~21 .lut_mask = 16'hFF50;
defparam \my_processor|ALUOper|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~26 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~26_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[20]~11_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~9_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[20]~11_combout ),
	.datad(\my_processor|dataA[22]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~26 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[21]~10_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[23]~8_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|dataA[23]~8_combout ),
	.datad(\my_processor|dataA[21]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~27 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~28 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~28_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftLeft0~26_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout 
// )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~28 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~99 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~99_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~28_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~21_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~99 .lut_mask = 16'h3202;
defparam \my_processor|ALUOper|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~100 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~100_combout  = (\my_processor|ALUOper|ShiftLeft0~99_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~83_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~99_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~100 .lut_mask = 16'hFAF0;
defparam \my_processor|ALUOper|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~60_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~7_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (((\my_processor|ALUOper|ShiftLeft0~59_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~60 .lut_mask = 16'h7520;
defparam \my_processor|ALUOper|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector4~0 (
// Equation(s):
// \my_processor|ALUOper|Selector4~0_combout  = (\my_processor|aulOper[0]~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[0]~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|ALUOper|ShiftLeft0~60_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALUOper|ShiftLeft0~100_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~100_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector4~0 .lut_mask = 16'hDC98;
defparam \my_processor|ALUOper|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector4~1 (
// Equation(s):
// \my_processor|ALUOper|Selector4~1_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|ALUOper|Selector4~0_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|ALUOper|Selector4~0_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~93_combout ))))) # (!\my_processor|aulOper[0]~2_combout  & (((\my_processor|ALUOper|Selector4~0_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datad(\my_processor|ALUOper|Selector4~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector4~1 .lut_mask = 16'hDDA0;
defparam \my_processor|ALUOper|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[27]~298 (
// Equation(s):
// \my_processor|data_writeReg[27]~298_combout  = (\my_processor|aulOper[2]~4_combout  & (!\my_processor|aulOper[1]~3_combout  & ((\my_processor|ALUOper|Selector4~1_combout )))) # (!\my_processor|aulOper[2]~4_combout  & 
// (((\my_processor|data_writeReg[27]~297_combout ))))

	.dataa(\my_processor|aulOper[2]~4_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|data_writeReg[27]~297_combout ),
	.datad(\my_processor|ALUOper|Selector4~1_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~298 .lut_mask = 16'h7250;
defparam \my_processor|data_writeReg[27]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[27]~299 (
// Equation(s):
// \my_processor|data_writeReg[27]~299_combout  = (\my_processor|data_writeReg[30]~30_combout  & ((\my_processor|ALUOper|Add0~54_combout ) # ((!\my_processor|ALUOper|Selector31~0_combout  & \my_processor|data_writeReg[27]~298_combout )))) # 
// (!\my_processor|data_writeReg[30]~30_combout  & (!\my_processor|ALUOper|Selector31~0_combout  & ((\my_processor|data_writeReg[27]~298_combout ))))

	.dataa(\my_processor|data_writeReg[30]~30_combout ),
	.datab(\my_processor|ALUOper|Selector31~0_combout ),
	.datac(\my_processor|ALUOper|Add0~54_combout ),
	.datad(\my_processor|data_writeReg[27]~298_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~299 .lut_mask = 16'hB3A0;
defparam \my_processor|data_writeReg[27]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \my_processor|data[26]~57 (
// Equation(s):
// \my_processor|data[26]~57_combout  = (((\my_regfile|data_readRegA[26]~205_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_regfile|data_readRegA[26]~205_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[26]~57 .lut_mask = 16'hF7FF;
defparam \my_processor|data[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \my_processor|data[27]~43 (
// Equation(s):
// \my_processor|data[27]~43_combout  = (((\my_regfile|data_readRegA[27]~182_combout  & \my_regfile|data_readRegA[27]~173_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[27]~182_combout ),
	.datad(\my_regfile|data_readRegA[27]~173_combout ),
	.cin(gnd),
	.combout(\my_processor|data[27]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[27]~43 .lut_mask = 16'hF777;
defparam \my_processor|data[27]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[27]~43_combout ,\my_processor|data[26]~57_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[27]~337 (
// Equation(s):
// \my_processor|data_writeReg[27]~337_combout  = (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [27]) # ((\my_processor|data_writeReg[27]~296_combout  & \my_processor|data_writeReg[27]~299_combout )))) # 
// (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[27]~296_combout  & (\my_processor|data_writeReg[27]~299_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[27]~296_combout ),
	.datac(\my_processor|data_writeReg[27]~299_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~337_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~337 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[27]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[27]~338 (
// Equation(s):
// \my_processor|data_writeReg[27]~338_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[27]~337_combout ) # ((\my_processor|getNPC|Add0~54_combout  & \my_processor|checker|isJal~0_combout )))) # 
// (!\my_processor|data_writeReg[31]~323_combout  & (\my_processor|getNPC|Add0~54_combout  & (\my_processor|checker|isJal~0_combout )))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(\my_processor|getNPC|Add0~54_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|data_writeReg[27]~337_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[27]~338_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[27]~338 .lut_mask = 16'hEAC0;
defparam \my_processor|data_writeReg[27]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[27]~338_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~108 (
// Equation(s):
// \my_regfile|data_readRegB[27]~108_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[13].dffei|q [27])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [27])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~108 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[27]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~109 (
// Equation(s):
// \my_regfile|data_readRegB[27]~109_combout  = (\my_regfile|data_readRegB[27]~108_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [27]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[27]~108_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [27] & ((\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[27]~108_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~109 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[27]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~101 (
// Equation(s):
// \my_regfile|data_readRegB[27]~101_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[17].dffei|q [27])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [27]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~101 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[27]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~102 (
// Equation(s):
// \my_regfile|data_readRegB[27]~102_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[27]~101_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [27]))) # (!\my_regfile|data_readRegB[27]~101_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [27])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[27]~101_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [27]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[27]~101_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~102 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~103 (
// Equation(s):
// \my_regfile|data_readRegB[27]~103_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [27]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((!\my_regfile|data_readRegB[31]~6_combout  & \my_regfile|regWriteCheck_loop[4].dffei|q [27]))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [27]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~103 .lut_mask = 16'hCBC8;
defparam \my_regfile|data_readRegB[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~104 (
// Equation(s):
// \my_regfile|data_readRegB[27]~104_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[27]~103_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [27]))) # (!\my_regfile|data_readRegB[27]~103_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [27])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[27]~103_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [27]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[27]~103_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~104 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[27]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~105 (
// Equation(s):
// \my_regfile|data_readRegB[27]~105_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[27]~104_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [27] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [27]),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[27]~104_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~105 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[27]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~106 (
// Equation(s):
// \my_regfile|data_readRegB[27]~106_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[27]~105_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [27])) # (!\my_regfile|data_readRegB[27]~105_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [27]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[27]~105_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~21_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[27]~105_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~106 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[27]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~107 (
// Equation(s):
// \my_regfile|data_readRegB[27]~107_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[27]~102_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((\my_regfile|data_readRegB[27]~106_combout  & !\my_regfile|data_readRegB[31]~16_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[27]~102_combout ),
	.datac(\my_regfile|data_readRegB[27]~106_combout ),
	.datad(\my_regfile|data_readRegB[31]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~107 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[27]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~95 (
// Equation(s):
// \my_regfile|data_readRegB[27]~95_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [27]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [27]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~95 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[27]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~96 (
// Equation(s):
// \my_regfile|data_readRegB[27]~96_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[27]~95_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [27]))) # (!\my_regfile|data_readRegB[27]~95_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [27])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[27]~95_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [27]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|data_readRegB[27]~95_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~96 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[27]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~93 (
// Equation(s):
// \my_regfile|data_readRegB[27]~93_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [27]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [27] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [27]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~93 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[27]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~94 (
// Equation(s):
// \my_regfile|data_readRegB[27]~94_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[27]~93_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [27])) # (!\my_regfile|data_readRegB[27]~93_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [27]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[27]~93_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [27]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[27]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~94 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[27]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~97 (
// Equation(s):
// \my_regfile|data_readRegB[27]~97_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[31]~9_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|data_readRegB[27]~94_combout ))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[27]~96_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[27]~96_combout ),
	.datad(\my_regfile|data_readRegB[27]~94_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~97 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[27]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~91 (
// Equation(s):
// \my_regfile|data_readRegB[27]~91_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [27])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [27])))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [27]),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [27]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~91 .lut_mask = 16'hFA0C;
defparam \my_regfile|data_readRegB[27]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~92 (
// Equation(s):
// \my_regfile|data_readRegB[27]~92_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[27]~91_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [27])) # (!\my_regfile|data_readRegB[27]~91_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [27]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[27]~91_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [27]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [27]),
	.datad(\my_regfile|data_readRegB[27]~91_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~92 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[27]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~98 (
// Equation(s):
// \my_regfile|data_readRegB[27]~98_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [27])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [27])))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [27]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [27]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~98 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~99 (
// Equation(s):
// \my_regfile|data_readRegB[27]~99_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[27]~98_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [27]))) # (!\my_regfile|data_readRegB[27]~98_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [27])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|data_readRegB[27]~98_combout ))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|data_readRegB[27]~98_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [27]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [27]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~99 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~100 (
// Equation(s):
// \my_regfile|data_readRegB[27]~100_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[27]~97_combout  & ((\my_regfile|data_readRegB[27]~99_combout ))) # (!\my_regfile|data_readRegB[27]~97_combout  & 
// (\my_regfile|data_readRegB[27]~92_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[27]~97_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[27]~97_combout ),
	.datac(\my_regfile|data_readRegB[27]~92_combout ),
	.datad(\my_regfile|data_readRegB[27]~99_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~100 .lut_mask = 16'hEC64;
defparam \my_regfile|data_readRegB[27]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[27]~110 (
// Equation(s):
// \my_regfile|data_readRegB[27]~110_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[27]~107_combout  & (\my_regfile|data_readRegB[27]~109_combout )) # (!\my_regfile|data_readRegB[27]~107_combout  & 
// ((\my_regfile|data_readRegB[27]~100_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[27]~107_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[27]~109_combout ),
	.datac(\my_regfile|data_readRegB[27]~107_combout ),
	.datad(\my_regfile|data_readRegB[27]~100_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[27]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[27]~110 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[27]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \my_processor|dataB[27]~4 (
// Equation(s):
// \my_processor|dataB[27]~4_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// (\my_regfile|data_readRegB[27]~110_combout )))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[27]~110_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\my_processor|dataB[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[27]~4 .lut_mask = 16'hEC20;
defparam \my_processor|dataB[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~1 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~1_cout  = CARRY((\my_processor|dataB[0]~31_combout  & !\my_processor|dataA[0]~31_combout ))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|dataA[0]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~1_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~1 .lut_mask = 16'h0022;
defparam \my_processor|ALUOper|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~3 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~3_cout  = CARRY((\my_processor|dataA[1]~30_combout  & ((!\my_processor|ALUOper|LessThan0~1_cout ) # (!\my_processor|dataB[1]~30_combout ))) # (!\my_processor|dataA[1]~30_combout  & (!\my_processor|dataB[1]~30_combout  & 
// !\my_processor|ALUOper|LessThan0~1_cout )))

	.dataa(\my_processor|dataA[1]~30_combout ),
	.datab(\my_processor|dataB[1]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~1_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~3_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~3 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~5 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~5_cout  = CARRY((\my_processor|dataA[2]~29_combout  & (\my_processor|dataB[2]~29_combout  & !\my_processor|ALUOper|LessThan0~3_cout )) # (!\my_processor|dataA[2]~29_combout  & ((\my_processor|dataB[2]~29_combout ) # 
// (!\my_processor|ALUOper|LessThan0~3_cout ))))

	.dataa(\my_processor|dataA[2]~29_combout ),
	.datab(\my_processor|dataB[2]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~3_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~5_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~5 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~7 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~7_cout  = CARRY((\my_processor|dataB[3]~28_combout  & (\my_processor|dataA[3]~28_combout  & !\my_processor|ALUOper|LessThan0~5_cout )) # (!\my_processor|dataB[3]~28_combout  & ((\my_processor|dataA[3]~28_combout ) # 
// (!\my_processor|ALUOper|LessThan0~5_cout ))))

	.dataa(\my_processor|dataB[3]~28_combout ),
	.datab(\my_processor|dataA[3]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~5_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~7_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~7 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~9 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~9_cout  = CARRY((\my_processor|dataB[4]~27_combout  & ((!\my_processor|ALUOper|LessThan0~7_cout ) # (!\my_processor|dataA[4]~27_combout ))) # (!\my_processor|dataB[4]~27_combout  & (!\my_processor|dataA[4]~27_combout  & 
// !\my_processor|ALUOper|LessThan0~7_cout )))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|dataA[4]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~7_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~9_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~9 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~11 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~11_cout  = CARRY((\my_processor|dataA[5]~26_combout  & ((!\my_processor|ALUOper|LessThan0~9_cout ) # (!\my_processor|dataB[5]~26_combout ))) # (!\my_processor|dataA[5]~26_combout  & (!\my_processor|dataB[5]~26_combout  & 
// !\my_processor|ALUOper|LessThan0~9_cout )))

	.dataa(\my_processor|dataA[5]~26_combout ),
	.datab(\my_processor|dataB[5]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~9_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~11_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~11 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~13 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~13_cout  = CARRY((\my_processor|dataA[6]~25_combout  & (\my_processor|dataB[6]~25_combout  & !\my_processor|ALUOper|LessThan0~11_cout )) # (!\my_processor|dataA[6]~25_combout  & ((\my_processor|dataB[6]~25_combout ) # 
// (!\my_processor|ALUOper|LessThan0~11_cout ))))

	.dataa(\my_processor|dataA[6]~25_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~11_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~13_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~13 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~15 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~15_cout  = CARRY((\my_processor|dataB[7]~24_combout  & (\my_processor|dataA[7]~24_combout  & !\my_processor|ALUOper|LessThan0~13_cout )) # (!\my_processor|dataB[7]~24_combout  & ((\my_processor|dataA[7]~24_combout ) # 
// (!\my_processor|ALUOper|LessThan0~13_cout ))))

	.dataa(\my_processor|dataB[7]~24_combout ),
	.datab(\my_processor|dataA[7]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~13_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~15_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~15 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~17 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~17_cout  = CARRY((\my_processor|dataB[8]~23_combout  & ((!\my_processor|ALUOper|LessThan0~15_cout ) # (!\my_processor|dataA[8]~23_combout ))) # (!\my_processor|dataB[8]~23_combout  & (!\my_processor|dataA[8]~23_combout  & 
// !\my_processor|ALUOper|LessThan0~15_cout )))

	.dataa(\my_processor|dataB[8]~23_combout ),
	.datab(\my_processor|dataA[8]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~15_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~17_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~17 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~19 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~19_cout  = CARRY((\my_processor|dataA[9]~22_combout  & ((!\my_processor|ALUOper|LessThan0~17_cout ) # (!\my_processor|dataB[9]~22_combout ))) # (!\my_processor|dataA[9]~22_combout  & (!\my_processor|dataB[9]~22_combout  & 
// !\my_processor|ALUOper|LessThan0~17_cout )))

	.dataa(\my_processor|dataA[9]~22_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~17_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~19_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~19 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~21 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~21_cout  = CARRY((\my_processor|dataA[10]~21_combout  & (\my_processor|dataB[10]~21_combout  & !\my_processor|ALUOper|LessThan0~19_cout )) # (!\my_processor|dataA[10]~21_combout  & ((\my_processor|dataB[10]~21_combout ) # 
// (!\my_processor|ALUOper|LessThan0~19_cout ))))

	.dataa(\my_processor|dataA[10]~21_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~19_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~21_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~21 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~23 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~23_cout  = CARRY((\my_processor|dataA[11]~20_combout  & ((!\my_processor|ALUOper|LessThan0~21_cout ) # (!\my_processor|dataB[11]~20_combout ))) # (!\my_processor|dataA[11]~20_combout  & (!\my_processor|dataB[11]~20_combout  
// & !\my_processor|ALUOper|LessThan0~21_cout )))

	.dataa(\my_processor|dataA[11]~20_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~21_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~23_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~23 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~25 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~25_cout  = CARRY((\my_processor|dataA[12]~19_combout  & (\my_processor|dataB[12]~19_combout  & !\my_processor|ALUOper|LessThan0~23_cout )) # (!\my_processor|dataA[12]~19_combout  & ((\my_processor|dataB[12]~19_combout ) # 
// (!\my_processor|ALUOper|LessThan0~23_cout ))))

	.dataa(\my_processor|dataA[12]~19_combout ),
	.datab(\my_processor|dataB[12]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~23_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~25_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~25 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~27 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~27_cout  = CARRY((\my_processor|dataA[13]~18_combout  & ((!\my_processor|ALUOper|LessThan0~25_cout ) # (!\my_processor|dataB[13]~18_combout ))) # (!\my_processor|dataA[13]~18_combout  & (!\my_processor|dataB[13]~18_combout  
// & !\my_processor|ALUOper|LessThan0~25_cout )))

	.dataa(\my_processor|dataA[13]~18_combout ),
	.datab(\my_processor|dataB[13]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~25_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~27_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~27 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~29 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~29_cout  = CARRY((\my_processor|dataB[14]~17_combout  & ((!\my_processor|ALUOper|LessThan0~27_cout ) # (!\my_processor|dataA[14]~17_combout ))) # (!\my_processor|dataB[14]~17_combout  & (!\my_processor|dataA[14]~17_combout  
// & !\my_processor|ALUOper|LessThan0~27_cout )))

	.dataa(\my_processor|dataB[14]~17_combout ),
	.datab(\my_processor|dataA[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~27_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~29_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~29 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~31 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~31_cout  = CARRY((\my_processor|dataA[15]~16_combout  & ((!\my_processor|ALUOper|LessThan0~29_cout ) # (!\my_processor|dataB[15]~16_combout ))) # (!\my_processor|dataA[15]~16_combout  & (!\my_processor|dataB[15]~16_combout  
// & !\my_processor|ALUOper|LessThan0~29_cout )))

	.dataa(\my_processor|dataA[15]~16_combout ),
	.datab(\my_processor|dataB[15]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~29_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~31_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~31 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~33 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~33_cout  = CARRY((\my_processor|dataA[16]~15_combout  & (\my_processor|dataB[16]~15_combout  & !\my_processor|ALUOper|LessThan0~31_cout )) # (!\my_processor|dataA[16]~15_combout  & ((\my_processor|dataB[16]~15_combout ) # 
// (!\my_processor|ALUOper|LessThan0~31_cout ))))

	.dataa(\my_processor|dataA[16]~15_combout ),
	.datab(\my_processor|dataB[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~31_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~33_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~33 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~35 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~35_cout  = CARRY((\my_processor|dataB[17]~14_combout  & (\my_processor|dataA[17]~14_combout  & !\my_processor|ALUOper|LessThan0~33_cout )) # (!\my_processor|dataB[17]~14_combout  & ((\my_processor|dataA[17]~14_combout ) # 
// (!\my_processor|ALUOper|LessThan0~33_cout ))))

	.dataa(\my_processor|dataB[17]~14_combout ),
	.datab(\my_processor|dataA[17]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~33_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~35_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~35 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~37 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~37_cout  = CARRY((\my_processor|dataB[18]~13_combout  & ((!\my_processor|ALUOper|LessThan0~35_cout ) # (!\my_processor|dataA[18]~13_combout ))) # (!\my_processor|dataB[18]~13_combout  & (!\my_processor|dataA[18]~13_combout  
// & !\my_processor|ALUOper|LessThan0~35_cout )))

	.dataa(\my_processor|dataB[18]~13_combout ),
	.datab(\my_processor|dataA[18]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~35_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~37_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~37 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~39 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~39_cout  = CARRY((\my_processor|dataA[19]~12_combout  & ((!\my_processor|ALUOper|LessThan0~37_cout ) # (!\my_processor|dataB[19]~12_combout ))) # (!\my_processor|dataA[19]~12_combout  & (!\my_processor|dataB[19]~12_combout  
// & !\my_processor|ALUOper|LessThan0~37_cout )))

	.dataa(\my_processor|dataA[19]~12_combout ),
	.datab(\my_processor|dataB[19]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~37_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~39_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~39 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~41 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~41_cout  = CARRY((\my_processor|dataA[20]~11_combout  & (\my_processor|dataB[20]~11_combout  & !\my_processor|ALUOper|LessThan0~39_cout )) # (!\my_processor|dataA[20]~11_combout  & ((\my_processor|dataB[20]~11_combout ) # 
// (!\my_processor|ALUOper|LessThan0~39_cout ))))

	.dataa(\my_processor|dataA[20]~11_combout ),
	.datab(\my_processor|dataB[20]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~39_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~41_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~41 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~43 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~43_cout  = CARRY((\my_processor|dataA[21]~10_combout  & ((!\my_processor|ALUOper|LessThan0~41_cout ) # (!\my_processor|dataB[21]~10_combout ))) # (!\my_processor|dataA[21]~10_combout  & (!\my_processor|dataB[21]~10_combout  
// & !\my_processor|ALUOper|LessThan0~41_cout )))

	.dataa(\my_processor|dataA[21]~10_combout ),
	.datab(\my_processor|dataB[21]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~41_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~43_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~43 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~45 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~45_cout  = CARRY((\my_processor|dataA[22]~9_combout  & (\my_processor|dataB[22]~9_combout  & !\my_processor|ALUOper|LessThan0~43_cout )) # (!\my_processor|dataA[22]~9_combout  & ((\my_processor|dataB[22]~9_combout ) # 
// (!\my_processor|ALUOper|LessThan0~43_cout ))))

	.dataa(\my_processor|dataA[22]~9_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~43_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~45_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~45 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~47 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~47_cout  = CARRY((\my_processor|dataB[23]~8_combout  & (\my_processor|dataA[23]~8_combout  & !\my_processor|ALUOper|LessThan0~45_cout )) # (!\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~8_combout ) # 
// (!\my_processor|ALUOper|LessThan0~45_cout ))))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~45_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~47_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~47 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~49 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~49_cout  = CARRY((\my_processor|dataA[24]~7_combout  & (\my_processor|dataB[24]~7_combout  & !\my_processor|ALUOper|LessThan0~47_cout )) # (!\my_processor|dataA[24]~7_combout  & ((\my_processor|dataB[24]~7_combout ) # 
// (!\my_processor|ALUOper|LessThan0~47_cout ))))

	.dataa(\my_processor|dataA[24]~7_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~47_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~49_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~49 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~51 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~51_cout  = CARRY((\my_processor|dataB[25]~6_combout  & (\my_processor|dataA[25]~6_combout  & !\my_processor|ALUOper|LessThan0~49_cout )) # (!\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~6_combout ) # 
// (!\my_processor|ALUOper|LessThan0~49_cout ))))

	.dataa(\my_processor|dataB[25]~6_combout ),
	.datab(\my_processor|dataA[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~49_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~51_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~51 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~53 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~53_cout  = CARRY((\my_processor|dataA[26]~5_combout  & (\my_processor|dataB[26]~5_combout  & !\my_processor|ALUOper|LessThan0~51_cout )) # (!\my_processor|dataA[26]~5_combout  & ((\my_processor|dataB[26]~5_combout ) # 
// (!\my_processor|ALUOper|LessThan0~51_cout ))))

	.dataa(\my_processor|dataA[26]~5_combout ),
	.datab(\my_processor|dataB[26]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~51_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~53_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~53 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~55 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~55_cout  = CARRY((\my_processor|dataB[27]~4_combout  & (\my_processor|dataA[27]~4_combout  & !\my_processor|ALUOper|LessThan0~53_cout )) # (!\my_processor|dataB[27]~4_combout  & ((\my_processor|dataA[27]~4_combout ) # 
// (!\my_processor|ALUOper|LessThan0~53_cout ))))

	.dataa(\my_processor|dataB[27]~4_combout ),
	.datab(\my_processor|dataA[27]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~53_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~55_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~55 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~57 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~57_cout  = CARRY((\my_processor|dataB[28]~3_combout  & ((!\my_processor|ALUOper|LessThan0~55_cout ) # (!\my_processor|dataA[28]~3_combout ))) # (!\my_processor|dataB[28]~3_combout  & (!\my_processor|dataA[28]~3_combout  & 
// !\my_processor|ALUOper|LessThan0~55_cout )))

	.dataa(\my_processor|dataB[28]~3_combout ),
	.datab(\my_processor|dataA[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~55_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~57_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~57 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~59 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~59_cout  = CARRY((\my_processor|dataA[29]~2_combout  & ((!\my_processor|ALUOper|LessThan0~57_cout ) # (!\my_processor|dataB[29]~2_combout ))) # (!\my_processor|dataA[29]~2_combout  & (!\my_processor|dataB[29]~2_combout  & 
// !\my_processor|ALUOper|LessThan0~57_cout )))

	.dataa(\my_processor|dataA[29]~2_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~57_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~59_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~59 .lut_mask = 16'h002B;
defparam \my_processor|ALUOper|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~61 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~61_cout  = CARRY((\my_processor|dataA[30]~1_combout  & (\my_processor|dataB[30]~1_combout  & !\my_processor|ALUOper|LessThan0~59_cout )) # (!\my_processor|dataA[30]~1_combout  & ((\my_processor|dataB[30]~1_combout ) # 
// (!\my_processor|ALUOper|LessThan0~59_cout ))))

	.dataa(\my_processor|dataA[30]~1_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|LessThan0~59_cout ),
	.combout(),
	.cout(\my_processor|ALUOper|LessThan0~61_cout ));
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~61 .lut_mask = 16'h004D;
defparam \my_processor|ALUOper|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|LessThan0~62 (
// Equation(s):
// \my_processor|ALUOper|LessThan0~62_combout  = (\my_processor|dataA[31]~0_combout  & ((\my_processor|ALUOper|LessThan0~61_cout ) # (!\my_processor|dataB[31]~0_combout ))) # (!\my_processor|dataA[31]~0_combout  & (\my_processor|ALUOper|LessThan0~61_cout  & 
// !\my_processor|dataB[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(gnd),
	.datad(\my_processor|dataB[31]~0_combout ),
	.cin(\my_processor|ALUOper|LessThan0~61_cout ),
	.combout(\my_processor|ALUOper|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \my_processor|ALUOper|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneive_lcell_comb \my_processor|getBRes|Add0~44 (
// Equation(s):
// \my_processor|getBRes|Add0~44_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|getNPC|Add0~44_combout  $ (!\my_processor|getBRes|Add0~43 )))) # (GND)
// \my_processor|getBRes|Add0~45  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~44_combout ) # (!\my_processor|getBRes|Add0~43 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|getNPC|Add0~44_combout  & !\my_processor|getBRes|Add0~43 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~43 ),
	.combout(\my_processor|getBRes|Add0~44_combout ),
	.cout(\my_processor|getBRes|Add0~45 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneive_lcell_comb \my_processor|npcRes[22]~154 (
// Equation(s):
// \my_processor|npcRes[22]~154_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~44_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~44_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|ALUOper|LessThan0~62_combout ),
	.datac(\my_processor|getBRes|Add0~44_combout ),
	.datad(\my_processor|getNPC|Add0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~154 .lut_mask = 16'hF7D5;
defparam \my_processor|npcRes[22]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N22
cycloneive_lcell_comb \my_processor|npcRes[22]~156 (
// Equation(s):
// \my_processor|npcRes[22]~156_combout  = (\my_processor|npcRes[22]~155_combout  & (\my_processor|npcRes[22]~154_combout  & ((\my_processor|getNPC|Add0~44_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~44_combout ),
	.datab(\my_processor|npcRes[22]~155_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[22]~154_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~156 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[22]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N30
cycloneive_lcell_comb \my_processor|npcRes[22]~158 (
// Equation(s):
// \my_processor|npcRes[22]~158_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~44_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~44_combout )))

	.dataa(\my_processor|getNPC|Add0~44_combout ),
	.datab(\my_processor|getBRes|Add0~44_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~158 .lut_mask = 16'hACAC;
defparam \my_processor|npcRes[22]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N28
cycloneive_lcell_comb \my_processor|npcRes[22]~157 (
// Equation(s):
// \my_processor|npcRes[22]~157_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~44_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\my_processor|getNPC|Add0~44_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~157 .lut_mask = 16'hEFEC;
defparam \my_processor|npcRes[22]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneive_lcell_comb \my_processor|npcRes[22]~159 (
// Equation(s):
// \my_processor|npcRes[22]~159_combout  = (\my_processor|npcRes[22]~157_combout  & (((\my_processor|npcRes[22]~158_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[22]~158_combout ),
	.datad(\my_processor|npcRes[22]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~159 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[22]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneive_lcell_comb \my_processor|npcRes[22]~160 (
// Equation(s):
// \my_processor|npcRes[22]~160_combout  = (\my_processor|npcRes[22]~156_combout  & (\my_processor|npcRes[22]~159_combout  & ((\my_regfile|data_readRegA[22]~293_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[22]~293_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[22]~156_combout ),
	.datad(\my_processor|npcRes[22]~159_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[22]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[22]~160 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[22]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N3
dffeas \my_processor|pc_reg|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[22]~160_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[22] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N12
cycloneive_lcell_comb \my_processor|getNPC|Add0~44 (
// Equation(s):
// \my_processor|getNPC|Add0~44_combout  = (\my_processor|pc_reg|q [22] & (\my_processor|getNPC|Add0~43  $ (GND))) # (!\my_processor|pc_reg|q [22] & (!\my_processor|getNPC|Add0~43  & VCC))
// \my_processor|getNPC|Add0~45  = CARRY((\my_processor|pc_reg|q [22] & !\my_processor|getNPC|Add0~43 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~43 ),
	.combout(\my_processor|getNPC|Add0~44_combout ),
	.cout(\my_processor|getNPC|Add0~45 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~44 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[22]~253 (
// Equation(s):
// \my_processor|data_writeReg[22]~253_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isSetx~1_combout  & 
// (\my_processor|getNPC|Add0~44_combout ))))

	.dataa(\my_processor|getNPC|Add0~44_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|checker|isSetx~1_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~253 .lut_mask = 16'h3202;
defparam \my_processor|data_writeReg[22]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \my_processor|data[23]~40 (
// Equation(s):
// \my_processor|data[23]~40_combout  = (((\my_regfile|data_readRegA[23]~270_combout  & \my_regfile|data_readRegA[23]~261_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[23]~270_combout ),
	.datad(\my_regfile|data_readRegA[23]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|data[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[23]~40 .lut_mask = 16'hF777;
defparam \my_processor|data[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[23]~40_combout ,\my_processor|data[22]~39_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[22]~256 (
// Equation(s):
// \my_processor|data_writeReg[22]~256_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataB[22]~9_combout  & ((\my_processor|dataA[22]~9_combout ) # (\my_processor|data_writeReg[4]~81_combout ))) # 
// (!\my_processor|dataB[22]~9_combout  & (\my_processor|dataA[22]~9_combout  & \my_processor|data_writeReg[4]~81_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[4]~81_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|dataB[22]~9_combout ),
	.datac(\my_processor|dataA[22]~9_combout ),
	.datad(\my_processor|data_writeReg[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~256 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[22]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~87_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~26_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~26_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~90 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~91 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~91_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~81_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftLeft0~90_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~91 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneive_lcell_comb \my_processor|data_writeReg[22]~254 (
// Equation(s):
// \my_processor|data_writeReg[22]~254_combout  = (\my_processor|data_writeReg[17]~190_combout  & (((\my_processor|data_writeReg[17]~191_combout )))) # (!\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[17]~191_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~71_combout )) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|ALUOper|ShiftLeft0~91_combout )))))

	.dataa(\my_processor|data_writeReg[17]~190_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~71_combout ),
	.datac(\my_processor|data_writeReg[17]~191_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~254 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[22]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~86 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~86_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~84_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// ((\my_processor|ALUOper|ShiftRight0~85_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftRight0~84_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~86 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~45 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~45_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~33_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~44_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~33_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_processor|ALUOper|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~45 .lut_mask = 16'h0B08;
defparam \my_processor|ALUOper|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneive_lcell_comb \my_processor|data_writeReg[22]~255 (
// Equation(s):
// \my_processor|data_writeReg[22]~255_combout  = (\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|data_writeReg[22]~254_combout  & (\my_processor|ALUOper|ShiftRight0~86_combout )) # (!\my_processor|data_writeReg[22]~254_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~45_combout ))))) # (!\my_processor|data_writeReg[17]~190_combout  & (\my_processor|data_writeReg[22]~254_combout ))

	.dataa(\my_processor|data_writeReg[17]~190_combout ),
	.datab(\my_processor|data_writeReg[22]~254_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~255 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[22]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneive_lcell_comb \my_processor|data_writeReg[22]~257 (
// Equation(s):
// \my_processor|data_writeReg[22]~257_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[22]~256_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[22]~256_combout  & 
// (\my_processor|data_writeReg[22]~255_combout )) # (!\my_processor|data_writeReg[22]~256_combout  & ((\my_processor|ALUOper|Add1~44_combout )))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[22]~256_combout ),
	.datac(\my_processor|data_writeReg[22]~255_combout ),
	.datad(\my_processor|ALUOper|Add1~44_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~257 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[22]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \my_processor|ALUOper|Add0~44 (
// Equation(s):
// \my_processor|ALUOper|Add0~44_combout  = ((\my_processor|dataB[22]~9_combout  $ (\my_processor|dataA[22]~9_combout  $ (!\my_processor|ALUOper|Add0~43 )))) # (GND)
// \my_processor|ALUOper|Add0~45  = CARRY((\my_processor|dataB[22]~9_combout  & ((\my_processor|dataA[22]~9_combout ) # (!\my_processor|ALUOper|Add0~43 ))) # (!\my_processor|dataB[22]~9_combout  & (\my_processor|dataA[22]~9_combout  & 
// !\my_processor|ALUOper|Add0~43 )))

	.dataa(\my_processor|dataB[22]~9_combout ),
	.datab(\my_processor|dataA[22]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~43 ),
	.combout(\my_processor|ALUOper|Add0~44_combout ),
	.cout(\my_processor|ALUOper|Add0~45 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~44 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneive_lcell_comb \my_processor|data_writeReg[22]~258 (
// Equation(s):
// \my_processor|data_writeReg[22]~258_combout  = (\my_processor|data_writeReg[17]~196_combout ) # ((\my_processor|ALUOper|Add0~44_combout  & \my_processor|data_writeReg[17]~197_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[17]~196_combout ),
	.datac(\my_processor|ALUOper|Add0~44_combout ),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~258 .lut_mask = 16'hFCCC;
defparam \my_processor|data_writeReg[22]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneive_lcell_comb \my_processor|data_writeReg[22]~259 (
// Equation(s):
// \my_processor|data_writeReg[22]~259_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[22]~258_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[22]~258_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[22]~258_combout  & ((\my_processor|data_writeReg[22]~257_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[4]~327_combout ),
	.datac(\my_processor|data_writeReg[22]~257_combout ),
	.datad(\my_processor|data_writeReg[22]~258_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~259 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[22]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneive_lcell_comb \my_processor|data_writeReg[22]~260 (
// Equation(s):
// \my_processor|data_writeReg[22]~260_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((!\my_processor|data_writeReg[17]~197_combout ))) # (!\my_processor|data_writeReg[17]~196_combout  & (\my_processor|ALUOper|Add0~44_combout  & 
// \my_processor|data_writeReg[17]~197_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[17]~196_combout ),
	.datac(\my_processor|ALUOper|Add0~44_combout ),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~260 .lut_mask = 16'h30CC;
defparam \my_processor|data_writeReg[22]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[22]~261 (
// Equation(s):
// \my_processor|data_writeReg[22]~261_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[22]~260_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[22]~260_combout  & 
// (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[22]~260_combout  & ((\my_processor|data_writeReg[22]~257_combout )))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[4]~327_combout ),
	.datac(\my_processor|data_writeReg[22]~257_combout ),
	.datad(\my_processor|data_writeReg[22]~260_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~261 .lut_mask = 16'hEE30;
defparam \my_processor|data_writeReg[22]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[22]~262 (
// Equation(s):
// \my_processor|data_writeReg[22]~262_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [22]) # (\my_processor|data_writeReg[22]~261_combout )))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|data_writeReg[22]~261_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~262 .lut_mask = 16'hCCC0;
defparam \my_processor|data_writeReg[22]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneive_lcell_comb \my_processor|data_writeReg[22]~263 (
// Equation(s):
// \my_processor|data_writeReg[22]~263_combout  = (\my_processor|data_writeReg[22]~253_combout ) # ((\my_processor|data_writeReg[22]~262_combout  & ((\my_processor|data_writeReg[22]~259_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\my_processor|data_writeReg[22]~253_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [22]),
	.datac(\my_processor|data_writeReg[22]~259_combout ),
	.datad(\my_processor|data_writeReg[22]~262_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[22]~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[22]~263 .lut_mask = 16'hFBAA;
defparam \my_processor|data_writeReg[22]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[22] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[22]~263_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~281 (
// Equation(s):
// \my_regfile|data_readRegA[22]~281_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & (((\my_regfile|regWriteCheck_loop[18].dffei|q [22]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[17].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~281 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[22]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~278 (
// Equation(s):
// \my_regfile|data_readRegA[22]~278_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [22]) # ((\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~278 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[22]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~279 (
// Equation(s):
// \my_regfile|data_readRegA[22]~279_combout  = (\my_regfile|regWriteCheck_loop[11].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[12].dffei|q [22]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # (!\my_regfile|regWriteCheck_loop[11].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [22]) # (\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[11].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~279 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[22]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~280 (
// Equation(s):
// \my_regfile|data_readRegA[22]~280_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [22] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [22])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [22] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [22]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~280 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[22]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~282 (
// Equation(s):
// \my_regfile|data_readRegA[22]~282_combout  = (\my_regfile|data_readRegA[22]~281_combout  & (\my_regfile|data_readRegA[22]~278_combout  & (\my_regfile|data_readRegA[22]~279_combout  & \my_regfile|data_readRegA[22]~280_combout )))

	.dataa(\my_regfile|data_readRegA[22]~281_combout ),
	.datab(\my_regfile|data_readRegA[22]~278_combout ),
	.datac(\my_regfile|data_readRegA[22]~279_combout ),
	.datad(\my_regfile|data_readRegA[22]~280_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~282 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~276 (
// Equation(s):
// \my_regfile|data_readRegA[22]~276_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [22] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [22])) # (!\my_regfile|bca|bitcheck[3]~38_combout ))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [22] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [22]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [22]),
	.datab(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|regWriteCheck_loop[3].dffei|q [22]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~276 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[22]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~272 (
// Equation(s):
// \my_regfile|data_readRegA[22]~272_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [22]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [22]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [22]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~272 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[22]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~273 (
// Equation(s):
// \my_regfile|data_readRegA[22]~273_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [22]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [22]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [22]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~273 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[22]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~274 (
// Equation(s):
// \my_regfile|data_readRegA[22]~274_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [22]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~274 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[22]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~789 (
// Equation(s):
// \my_regfile|data_readRegA[22]~789_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [22]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [22]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~789_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~789 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[22]~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~275 (
// Equation(s):
// \my_regfile|data_readRegA[22]~275_combout  = (\my_regfile|data_readRegA[22]~272_combout  & (\my_regfile|data_readRegA[22]~273_combout  & (\my_regfile|data_readRegA[22]~274_combout  & \my_regfile|data_readRegA[22]~789_combout )))

	.dataa(\my_regfile|data_readRegA[22]~272_combout ),
	.datab(\my_regfile|data_readRegA[22]~273_combout ),
	.datac(\my_regfile|data_readRegA[22]~274_combout ),
	.datad(\my_regfile|data_readRegA[22]~789_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~275 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~277 (
// Equation(s):
// \my_regfile|data_readRegA[22]~277_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [22] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [22]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [22]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [22]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [22]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~277 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[22]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[22]~283 (
// Equation(s):
// \my_regfile|data_readRegA[22]~283_combout  = (\my_regfile|data_readRegA[22]~282_combout  & (\my_regfile|data_readRegA[22]~276_combout  & (\my_regfile|data_readRegA[22]~275_combout  & \my_regfile|data_readRegA[22]~277_combout )))

	.dataa(\my_regfile|data_readRegA[22]~282_combout ),
	.datab(\my_regfile|data_readRegA[22]~276_combout ),
	.datac(\my_regfile|data_readRegA[22]~275_combout ),
	.datad(\my_regfile|data_readRegA[22]~277_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[22]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[22]~283 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[22]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \my_processor|data[22]~39 (
// Equation(s):
// \my_processor|data[22]~39_combout  = (((\my_regfile|data_readRegA[22]~283_combout  & \my_regfile|data_readRegA[22]~292_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[22]~283_combout ),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[22]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|data[22]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[22]~39 .lut_mask = 16'hDF5F;
defparam \my_processor|data[22]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \my_processor|npcRes[23]~162 (
// Equation(s):
// \my_processor|npcRes[23]~162_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [23]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~162 .lut_mask = 16'hF5FF;
defparam \my_processor|npcRes[23]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneive_lcell_comb \my_processor|getBRes|Add0~46 (
// Equation(s):
// \my_processor|getBRes|Add0~46_combout  = (\my_processor|getNPC|Add0~46_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|getBRes|Add0~45  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|getBRes|Add0~45 )))) # (!\my_processor|getNPC|Add0~46_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getBRes|Add0~45 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|getBRes|Add0~45 ) # (GND)))))
// \my_processor|getBRes|Add0~47  = CARRY((\my_processor|getNPC|Add0~46_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~45 )) # (!\my_processor|getNPC|Add0~46_combout  & ((!\my_processor|getBRes|Add0~45 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|getNPC|Add0~46_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~45 ),
	.combout(\my_processor|getBRes|Add0~46_combout ),
	.cout(\my_processor|getBRes|Add0~47 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \my_processor|npcRes[23]~161 (
// Equation(s):
// \my_processor|npcRes[23]~161_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~46_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~46_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getNPC|Add0~46_combout ),
	.datac(\my_processor|getBRes|Add0~46_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~161 .lut_mask = 16'hF5DD;
defparam \my_processor|npcRes[23]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \my_processor|npcRes[23]~163 (
// Equation(s):
// \my_processor|npcRes[23]~163_combout  = (\my_processor|npcRes[23]~162_combout  & (\my_processor|npcRes[23]~161_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~46_combout ))))

	.dataa(\my_processor|checker|isJI~combout ),
	.datab(\my_processor|getNPC|Add0~46_combout ),
	.datac(\my_processor|npcRes[23]~162_combout ),
	.datad(\my_processor|npcRes[23]~161_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~163 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[23]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \my_processor|npcRes[23]~164 (
// Equation(s):
// \my_processor|npcRes[23]~164_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~46_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|getNPC|Add0~46_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~164 .lut_mask = 16'hEEFA;
defparam \my_processor|npcRes[23]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \my_processor|npcRes[23]~165 (
// Equation(s):
// \my_processor|npcRes[23]~165_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~46_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~46_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~46_combout ),
	.datac(\my_processor|getBRes|Add0~46_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~165 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[23]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \my_processor|npcRes[23]~166 (
// Equation(s):
// \my_processor|npcRes[23]~166_combout  = (\my_processor|npcRes[23]~164_combout  & (((\my_processor|npcRes[23]~165_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[23]~164_combout ),
	.datad(\my_processor|npcRes[23]~165_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~166 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[23]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \my_processor|npcRes[23]~167 (
// Equation(s):
// \my_processor|npcRes[23]~167_combout  = (\my_processor|npcRes[23]~163_combout  & (\my_processor|npcRes[23]~166_combout  & ((\my_regfile|data_readRegA[23]~271_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[23]~271_combout ),
	.datab(\my_processor|npcRes[23]~163_combout ),
	.datac(\my_processor|checker|isJr~combout ),
	.datad(\my_processor|npcRes[23]~166_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[23]~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[23]~167 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[23]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \my_processor|pc_reg|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[23]~167_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[23] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N14
cycloneive_lcell_comb \my_processor|getNPC|Add0~46 (
// Equation(s):
// \my_processor|getNPC|Add0~46_combout  = (\my_processor|pc_reg|q [23] & (!\my_processor|getNPC|Add0~45 )) # (!\my_processor|pc_reg|q [23] & ((\my_processor|getNPC|Add0~45 ) # (GND)))
// \my_processor|getNPC|Add0~47  = CARRY((!\my_processor|getNPC|Add0~45 ) # (!\my_processor|pc_reg|q [23]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~45 ),
	.combout(\my_processor|getNPC|Add0~46_combout ),
	.cout(\my_processor|getNPC|Add0~47 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~46 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \my_processor|data_writeReg[23]~264 (
// Equation(s):
// \my_processor|data_writeReg[23]~264_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|checker|isSetx~1_combout  & 
// (\my_processor|getNPC|Add0~46_combout ))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_processor|getNPC|Add0~46_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~264 .lut_mask = 16'h00E4;
defparam \my_processor|data_writeReg[23]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N24
cycloneive_lcell_comb \my_processor|data_writeReg[23]~266 (
// Equation(s):
// \my_processor|data_writeReg[23]~266_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[23]~8_combout ) # (\my_processor|dataA[23]~8_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[23]~8_combout 
//  & \my_processor|dataA[23]~8_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataB[23]~8_combout ),
	.datad(\my_processor|dataA[23]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~266 .lut_mask = 16'hFCC0;
defparam \my_processor|data_writeReg[23]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~89 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~89_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|dataA[31]~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftRight0~88_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftRight0~88_combout ),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~89 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~46 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~46_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~7_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~10_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~7_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~46 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~29 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~29_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~25_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~28_combout 
// )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~25_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~29 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[23]~267 (
// Equation(s):
// \my_processor|data_writeReg[23]~267_combout  = (\my_processor|data_writeReg[17]~191_combout  & (((\my_processor|data_writeReg[17]~190_combout )))) # (!\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[17]~190_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~46_combout )) # (!\my_processor|data_writeReg[17]~190_combout  & ((\my_processor|ALUOper|ShiftLeft0~29_combout )))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|data_writeReg[17]~190_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~267 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[23]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[23]~268 (
// Equation(s):
// \my_processor|data_writeReg[23]~268_combout  = (\my_processor|data_writeReg[17]~191_combout  & ((\my_processor|data_writeReg[23]~267_combout  & ((\my_processor|ALUOper|ShiftRight0~89_combout ))) # (!\my_processor|data_writeReg[23]~267_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~18_combout )))) # (!\my_processor|data_writeReg[17]~191_combout  & (((\my_processor|data_writeReg[23]~267_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datab(\my_processor|data_writeReg[17]~191_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.datad(\my_processor|data_writeReg[23]~267_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~268 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[23]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[23]~269 (
// Equation(s):
// \my_processor|data_writeReg[23]~269_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[23]~268_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|Add1~46_combout ))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|ALUOper|Add1~46_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~268_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~269 .lut_mask = 16'hEE44;
defparam \my_processor|data_writeReg[23]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[23]~270 (
// Equation(s):
// \my_processor|data_writeReg[23]~270_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[23]~266_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[23]~269_combout )))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~266_combout ),
	.datad(\my_processor|data_writeReg[23]~269_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~270 .lut_mask = 16'hF5A0;
defparam \my_processor|data_writeReg[23]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \my_processor|ALUOper|Add0~46 (
// Equation(s):
// \my_processor|ALUOper|Add0~46_combout  = (\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~8_combout  & (\my_processor|ALUOper|Add0~45  & VCC)) # (!\my_processor|dataA[23]~8_combout  & (!\my_processor|ALUOper|Add0~45 )))) # 
// (!\my_processor|dataB[23]~8_combout  & ((\my_processor|dataA[23]~8_combout  & (!\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataA[23]~8_combout  & ((\my_processor|ALUOper|Add0~45 ) # (GND)))))
// \my_processor|ALUOper|Add0~47  = CARRY((\my_processor|dataB[23]~8_combout  & (!\my_processor|dataA[23]~8_combout  & !\my_processor|ALUOper|Add0~45 )) # (!\my_processor|dataB[23]~8_combout  & ((!\my_processor|ALUOper|Add0~45 ) # 
// (!\my_processor|dataA[23]~8_combout ))))

	.dataa(\my_processor|dataB[23]~8_combout ),
	.datab(\my_processor|dataA[23]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~45 ),
	.combout(\my_processor|ALUOper|Add0~46_combout ),
	.cout(\my_processor|ALUOper|Add0~47 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~46 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \my_processor|data_writeReg[23]~265 (
// Equation(s):
// \my_processor|data_writeReg[23]~265_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((!\my_processor|data_writeReg[17]~197_combout ))) # (!\my_processor|data_writeReg[17]~196_combout  & (\my_processor|ALUOper|Add0~46_combout  & 
// \my_processor|data_writeReg[17]~197_combout ))

	.dataa(\my_processor|data_writeReg[17]~196_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add0~46_combout ),
	.datad(\my_processor|data_writeReg[17]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~265 .lut_mask = 16'h50AA;
defparam \my_processor|data_writeReg[23]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \my_processor|data_writeReg[23]~271 (
// Equation(s):
// \my_processor|data_writeReg[23]~271_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[23]~265_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[23]~265_combout  & 
// ((\my_processor|dataA[31]~0_combout ))) # (!\my_processor|data_writeReg[23]~265_combout  & (\my_processor|data_writeReg[23]~270_combout ))))

	.dataa(\my_processor|data_writeReg[23]~270_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[23]~265_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~271 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[23]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[23]~273 (
// Equation(s):
// \my_processor|data_writeReg[23]~273_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [23]) # (\my_processor|data_writeReg[23]~271_combout )))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[23]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~273 .lut_mask = 16'hCC88;
defparam \my_processor|data_writeReg[23]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \my_processor|data_writeReg[23]~272 (
// Equation(s):
// \my_processor|data_writeReg[23]~272_combout  = (\my_processor|data_writeReg[17]~196_combout  & ((\my_processor|dataA[31]~0_combout ) # ((\my_processor|data_writeReg[4]~327_combout )))) # (!\my_processor|data_writeReg[17]~196_combout  & 
// (((\my_processor|data_writeReg[23]~271_combout ))))

	.dataa(\my_processor|data_writeReg[17]~196_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[23]~271_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~272 .lut_mask = 16'hFDA8;
defparam \my_processor|data_writeReg[23]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \my_processor|data_writeReg[23]~274 (
// Equation(s):
// \my_processor|data_writeReg[23]~274_combout  = (\my_processor|data_writeReg[23]~264_combout ) # ((\my_processor|data_writeReg[23]~273_combout  & ((\my_processor|data_writeReg[23]~272_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\my_processor|data_writeReg[23]~264_combout ),
	.datac(\my_processor|data_writeReg[23]~273_combout ),
	.datad(\my_processor|data_writeReg[23]~272_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[23]~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[23]~274 .lut_mask = 16'hFCDC;
defparam \my_processor|data_writeReg[23]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder_combout  = \my_processor|data_writeReg[23]~274_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[23]~274_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[23] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[21].dffei|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~188 (
// Equation(s):
// \my_regfile|data_readRegB[23]~188_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[13].dffei|q [23])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [23])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~188 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[23]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~189 (
// Equation(s):
// \my_regfile|data_readRegB[23]~189_combout  = (\my_regfile|data_readRegB[23]~188_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [23]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[23]~188_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [23] & ((\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [23]),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [23]),
	.datac(\my_regfile|data_readRegB[23]~188_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~189 .lut_mask = 16'hCAF0;
defparam \my_regfile|data_readRegB[23]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~175 (
// Equation(s):
// \my_regfile|data_readRegB[23]~175_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [23]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [23]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [23]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~175 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~176 (
// Equation(s):
// \my_regfile|data_readRegB[23]~176_combout  = (\my_regfile|data_readRegB[23]~175_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [23]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[23]~175_combout  & 
// (((\my_regfile|regWriteCheck_loop[6].dffei|q [23] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~175_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~176 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~173 (
// Equation(s):
// \my_regfile|data_readRegB[23]~173_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[11].dffei|q [23])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [23])))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~173 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~174 (
// Equation(s):
// \my_regfile|data_readRegB[23]~174_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[23]~173_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [23])) # (!\my_regfile|data_readRegB[23]~173_combout  & 
// ((\my_regfile|regWriteCheck_loop[14].dffei|q [23]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[23]~173_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [23]),
	.datad(\my_regfile|data_readRegB[23]~173_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~174 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~177 (
// Equation(s):
// \my_regfile|data_readRegB[23]~177_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[23]~174_combout ) # (\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[23]~176_combout  & ((!\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~176_combout ),
	.datab(\my_regfile|data_readRegB[23]~174_combout ),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~177 .lut_mask = 16'hF0CA;
defparam \my_regfile|data_readRegB[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~178 (
// Equation(s):
// \my_regfile|data_readRegB[23]~178_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [23]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [23] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~178 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~179 (
// Equation(s):
// \my_regfile|data_readRegB[23]~179_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[23]~178_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [23])) # (!\my_regfile|data_readRegB[23]~178_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [23]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[23]~178_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [23]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [23]),
	.datad(\my_regfile|data_readRegB[23]~178_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~179 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~171 (
// Equation(s):
// \my_regfile|data_readRegB[23]~171_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [23]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [23] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [23]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~171 .lut_mask = 16'hCCE2;
defparam \my_regfile|data_readRegB[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~172 (
// Equation(s):
// \my_regfile|data_readRegB[23]~172_combout  = (\my_regfile|data_readRegB[23]~171_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [23]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[23]~171_combout  & 
// (((\my_regfile|regWriteCheck_loop[19].dffei|q [23] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~171_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [23]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [23]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~172 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~180 (
// Equation(s):
// \my_regfile|data_readRegB[23]~180_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[23]~177_combout  & (\my_regfile|data_readRegB[23]~179_combout )) # (!\my_regfile|data_readRegB[23]~177_combout  & 
// ((\my_regfile|data_readRegB[23]~172_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|data_readRegB[23]~177_combout ))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[23]~177_combout ),
	.datac(\my_regfile|data_readRegB[23]~179_combout ),
	.datad(\my_regfile|data_readRegB[23]~172_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~180 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~181 (
// Equation(s):
// \my_regfile|data_readRegB[23]~181_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[17].dffei|q [23])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [23]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~181 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[23]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~182 (
// Equation(s):
// \my_regfile|data_readRegB[23]~182_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[23]~181_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [23])) # (!\my_regfile|data_readRegB[23]~181_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [23]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[23]~181_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[23]~181_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [23]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~182 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[23]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~183 (
// Equation(s):
// \my_regfile|data_readRegB[23]~183_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [23]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [23]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [23]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~183 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[23]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~184 (
// Equation(s):
// \my_regfile|data_readRegB[23]~184_combout  = (\my_regfile|data_readRegB[23]~183_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [23]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[23]~183_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [23] & (\my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|data_readRegB[23]~183_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [23]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [23]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~184 .lut_mask = 16'hEA4A;
defparam \my_regfile|data_readRegB[23]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~185 (
// Equation(s):
// \my_regfile|data_readRegB[23]~185_combout  = (\my_regfile|data_readRegB[31]~653_combout  & (((\my_regfile|data_readRegB[31]~24_combout ) # (\my_regfile|data_readRegB[23]~184_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [23] & (!\my_regfile|data_readRegB[31]~24_combout )))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [23]),
	.datac(\my_regfile|data_readRegB[31]~24_combout ),
	.datad(\my_regfile|data_readRegB[23]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~185 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[23]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~186 (
// Equation(s):
// \my_regfile|data_readRegB[23]~186_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[23]~185_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [23])) # (!\my_regfile|data_readRegB[23]~185_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [23]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[23]~185_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [23]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [23]),
	.datad(\my_regfile|data_readRegB[23]~185_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~186 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[23]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~187 (
// Equation(s):
// \my_regfile|data_readRegB[23]~187_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[23]~182_combout ) # ((\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (((\my_regfile|data_readRegB[23]~186_combout  & !\my_regfile|data_readRegB[31]~16_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~182_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[23]~186_combout ),
	.datad(\my_regfile|data_readRegB[31]~16_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~187 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[23]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[23]~190 (
// Equation(s):
// \my_regfile|data_readRegB[23]~190_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[23]~187_combout  & (\my_regfile|data_readRegB[23]~189_combout )) # (!\my_regfile|data_readRegB[23]~187_combout  & 
// ((\my_regfile|data_readRegB[23]~180_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[23]~187_combout ))))

	.dataa(\my_regfile|data_readRegB[23]~189_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[23]~180_combout ),
	.datad(\my_regfile|data_readRegB[23]~187_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[23]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[23]~190 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[23]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \my_processor|dataB[23]~8 (
// Equation(s):
// \my_processor|dataB[23]~8_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[23]~190_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[23]~190_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[23]~8 .lut_mask = 16'hCAC0;
defparam \my_processor|dataB[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \my_processor|ALUOper|Add0~48 (
// Equation(s):
// \my_processor|ALUOper|Add0~48_combout  = ((\my_processor|dataA[24]~7_combout  $ (\my_processor|dataB[24]~7_combout  $ (!\my_processor|ALUOper|Add0~47 )))) # (GND)
// \my_processor|ALUOper|Add0~49  = CARRY((\my_processor|dataA[24]~7_combout  & ((\my_processor|dataB[24]~7_combout ) # (!\my_processor|ALUOper|Add0~47 ))) # (!\my_processor|dataA[24]~7_combout  & (\my_processor|dataB[24]~7_combout  & 
// !\my_processor|ALUOper|Add0~47 )))

	.dataa(\my_processor|dataA[24]~7_combout ),
	.datab(\my_processor|dataB[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~47 ),
	.combout(\my_processor|ALUOper|Add0~48_combout ),
	.cout(\my_processor|ALUOper|Add0~49 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3]~60 (
// Equation(s):
// \my_processor|data_writeReg[3]~60_combout  = (\my_processor|aulOper[2]~4_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|aulOper[0]~2_combout )))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(\my_processor|aulOper[2]~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~60 .lut_mask = 16'hDD00;
defparam \my_processor|data_writeReg[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~47 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~47_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[0]~31_combout  & \my_processor|ALUOper|ShiftLeft0~30_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[0]~31_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~47 .lut_mask = 16'h2000;
defparam \my_processor|ALUOper|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~51 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~51_combout  = (\my_processor|ALUOper|ShiftLeft0~47_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~50_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~50_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~51 .lut_mask = 16'hFF50;
defparam \my_processor|ALUOper|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~92 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~92_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[22]~9_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[24]~7_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataA[24]~7_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[22]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~92 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~93 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~93_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftLeft0~27_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftLeft0~92_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~93 .lut_mask = 16'hFA50;
defparam \my_processor|ALUOper|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \my_processor|data_writeReg[24]~275 (
// Equation(s):
// \my_processor|data_writeReg[24]~275_combout  = (\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[4]~87_combout ) # ((\my_processor|ALUOper|ShiftLeft0~85_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & 
// (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|ShiftLeft0~93_combout )))

	.dataa(\my_processor|data_writeReg[4]~88_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~275 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[24]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~276 (
// Equation(s):
// \my_processor|data_writeReg[24]~276_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[24]~275_combout  & (\my_processor|ALUOper|ShiftLeft0~51_combout )) # (!\my_processor|data_writeReg[24]~275_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~77_combout ))))) # (!\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|data_writeReg[24]~275_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~77_combout ),
	.datad(\my_processor|data_writeReg[24]~275_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~276 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneive_lcell_comb \my_processor|data_writeReg[3]~325 (
// Equation(s):
// \my_processor|data_writeReg[3]~325_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2] & (!\my_processor|checker|isB~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [4] & \my_processor|aulOper[1]~0_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_processor|checker|isB~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_processor|aulOper[1]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~325_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~325 .lut_mask = 16'h2000;
defparam \my_processor|data_writeReg[3]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~90 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~90_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|dataA[31]~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftRight0~8_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~90 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneive_lcell_comb \my_processor|data_writeReg[24]~277 (
// Equation(s):
// \my_processor|data_writeReg[24]~277_combout  = (\my_processor|data_writeReg[3]~325_combout  & ((\my_processor|data_writeReg[3]~60_combout ) # ((\my_processor|ALUOper|ShiftRight0~90_combout )))) # (!\my_processor|data_writeReg[3]~325_combout  & 
// (!\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|ALUOper|Add1~48_combout ))))

	.dataa(\my_processor|data_writeReg[3]~325_combout ),
	.datab(\my_processor|data_writeReg[3]~60_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datad(\my_processor|ALUOper|Add1~48_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~277 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[24]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
cycloneive_lcell_comb \my_processor|data_writeReg[24]~278 (
// Equation(s):
// \my_processor|data_writeReg[24]~278_combout  = (\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|data_writeReg[24]~277_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[24]~277_combout  & 
// ((\my_processor|data_writeReg[24]~276_combout ))))) # (!\my_processor|data_writeReg[3]~60_combout  & (((\my_processor|data_writeReg[24]~277_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[3]~60_combout ),
	.datac(\my_processor|data_writeReg[24]~276_combout ),
	.datad(\my_processor|data_writeReg[24]~277_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~278 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[24]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
cycloneive_lcell_comb \my_processor|data_writeReg[24]~280 (
// Equation(s):
// \my_processor|data_writeReg[24]~280_combout  = (\my_processor|data_writeReg[24]~279_combout  & ((\my_processor|ALUOper|Add0~48_combout ) # ((\my_processor|data_writeReg[3]~65_combout )))) # (!\my_processor|data_writeReg[24]~279_combout  & 
// (((!\my_processor|data_writeReg[3]~65_combout  & \my_processor|data_writeReg[24]~278_combout ))))

	.dataa(\my_processor|data_writeReg[24]~279_combout ),
	.datab(\my_processor|ALUOper|Add0~48_combout ),
	.datac(\my_processor|data_writeReg[3]~65_combout ),
	.datad(\my_processor|data_writeReg[24]~278_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[24]~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24]~280 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[24]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~232 (
// Equation(s):
// \my_regfile|data_readRegA[24]~232_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [24] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [24]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~232 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[24]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~233 (
// Equation(s):
// \my_regfile|data_readRegA[24]~233_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [24])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [24]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~233 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[24]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~230 (
// Equation(s):
// \my_regfile|data_readRegA[24]~230_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [24]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~230 .lut_mask = 16'h7377;
defparam \my_regfile|data_readRegA[24]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~787 (
// Equation(s):
// \my_regfile|data_readRegA[24]~787_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [24]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~787_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~787 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[24]~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~228 (
// Equation(s):
// \my_regfile|data_readRegA[24]~228_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [24])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~228 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[24]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~229 (
// Equation(s):
// \my_regfile|data_readRegA[24]~229_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [24]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [24]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [24]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~229 .lut_mask = 16'hF3BB;
defparam \my_regfile|data_readRegA[24]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~231 (
// Equation(s):
// \my_regfile|data_readRegA[24]~231_combout  = (\my_regfile|data_readRegA[24]~230_combout  & (\my_regfile|data_readRegA[24]~787_combout  & (\my_regfile|data_readRegA[24]~228_combout  & \my_regfile|data_readRegA[24]~229_combout )))

	.dataa(\my_regfile|data_readRegA[24]~230_combout ),
	.datab(\my_regfile|data_readRegA[24]~787_combout ),
	.datac(\my_regfile|data_readRegA[24]~228_combout ),
	.datad(\my_regfile|data_readRegA[24]~229_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~231 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~235 (
// Equation(s):
// \my_regfile|data_readRegA[24]~235_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [24] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [24]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[11].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~235 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[24]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~234 (
// Equation(s):
// \my_regfile|data_readRegA[24]~234_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [24] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~234 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~236 (
// Equation(s):
// \my_regfile|data_readRegA[24]~236_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [24] & ((\my_regfile|bca|bitcheck[16]~73_combout ) # ((\my_regfile|regWriteCheck_loop[16].dffei|q [24])))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [24] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|bca|bitcheck[16]~73_combout ) # (\my_regfile|regWriteCheck_loop[16].dffei|q [24]))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [24]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~236 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[24]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~237 (
// Equation(s):
// \my_regfile|data_readRegA[24]~237_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [24] & ((\my_regfile|bca|bitcheck[18]~45_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|bca|bitcheck[18]~45_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[17].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~237 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~238 (
// Equation(s):
// \my_regfile|data_readRegA[24]~238_combout  = (\my_regfile|data_readRegA[24]~235_combout  & (\my_regfile|data_readRegA[24]~234_combout  & (\my_regfile|data_readRegA[24]~236_combout  & \my_regfile|data_readRegA[24]~237_combout )))

	.dataa(\my_regfile|data_readRegA[24]~235_combout ),
	.datab(\my_regfile|data_readRegA[24]~234_combout ),
	.datac(\my_regfile|data_readRegA[24]~236_combout ),
	.datad(\my_regfile|data_readRegA[24]~237_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~238 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~239 (
// Equation(s):
// \my_regfile|data_readRegA[24]~239_combout  = (\my_regfile|data_readRegA[24]~232_combout  & (\my_regfile|data_readRegA[24]~233_combout  & (\my_regfile|data_readRegA[24]~231_combout  & \my_regfile|data_readRegA[24]~238_combout )))

	.dataa(\my_regfile|data_readRegA[24]~232_combout ),
	.datab(\my_regfile|data_readRegA[24]~233_combout ),
	.datac(\my_regfile|data_readRegA[24]~231_combout ),
	.datad(\my_regfile|data_readRegA[24]~238_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~239 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \my_processor|data[24]~41 (
// Equation(s):
// \my_processor|data[24]~41_combout  = (((\my_regfile|data_readRegA[24]~248_combout  & \my_regfile|data_readRegA[24]~239_combout )) # (!\my_processor|checker|isSw~0_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[24]~248_combout ),
	.datad(\my_regfile|data_readRegA[24]~239_combout ),
	.cin(gnd),
	.combout(\my_processor|data[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[24]~41 .lut_mask = 16'hF777;
defparam \my_processor|data[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \my_processor|data[25]~42 (
// Equation(s):
// \my_processor|data[25]~42_combout  = (((\my_regfile|data_readRegA[25]~226_combout  & \my_regfile|data_readRegA[25]~217_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_regfile|data_readRegA[25]~226_combout ),
	.datab(\my_processor|checker|isSw~0_combout ),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[25]~217_combout ),
	.cin(gnd),
	.combout(\my_processor|data[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[25]~42 .lut_mask = 16'hBF3F;
defparam \my_processor|data[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[25]~42_combout ,\my_processor|data[24]~41_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneive_lcell_comb \my_processor|data_writeReg[24] (
// Equation(s):
// \my_processor|data_writeReg [24] = (\my_processor|data_writeReg[24]~281_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [24]) # (!\my_processor|data_writeReg[3]~69_combout )))) # (!\my_processor|data_writeReg[24]~281_combout  & 
// (\my_processor|data_writeReg[24]~280_combout  & (\my_processor|data_writeReg[3]~69_combout )))

	.dataa(\my_processor|data_writeReg[24]~281_combout ),
	.datab(\my_processor|data_writeReg[24]~280_combout ),
	.datac(\my_processor|data_writeReg[3]~69_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [24]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[24] .lut_mask = 16'hEA4A;
defparam \my_processor|data_writeReg[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder_combout  = \my_processor|data_writeReg [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N27
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[26].dffei|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~244 (
// Equation(s):
// \my_regfile|data_readRegA[24]~244_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [24] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [24]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [24]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [24]),
	.datac(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~244 .lut_mask = 16'hCF8A;
defparam \my_regfile|data_readRegA[24]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~246 (
// Equation(s):
// \my_regfile|data_readRegA[24]~246_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [24])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [24] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~246 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[24]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~245 (
// Equation(s):
// \my_regfile|data_readRegA[24]~245_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [24]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~245 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[24]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~247 (
// Equation(s):
// \my_regfile|data_readRegA[24]~247_combout  = (\my_regfile|data_readRegA[24]~246_combout  & (\my_regfile|data_readRegA[24]~245_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [24]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [24]),
	.datac(\my_regfile|data_readRegA[24]~246_combout ),
	.datad(\my_regfile|data_readRegA[24]~245_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~247 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[24]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~240 (
// Equation(s):
// \my_regfile|data_readRegA[24]~240_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [24]) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~240 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[24]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~241 (
// Equation(s):
// \my_regfile|data_readRegA[24]~241_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [24] & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [24])))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # ((\my_regfile|regWriteCheck_loop[22].dffei|q [24]))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [24]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [24]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~241 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[24]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~242 (
// Equation(s):
// \my_regfile|data_readRegA[24]~242_combout  = (\my_regfile|data_readRegA[24]~240_combout  & (\my_regfile|data_readRegA[24]~241_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [24]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [24]),
	.datac(\my_regfile|data_readRegA[24]~240_combout ),
	.datad(\my_regfile|data_readRegA[24]~241_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~242 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[24]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~243 (
// Equation(s):
// \my_regfile|data_readRegA[24]~243_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [24] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [24]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [24]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [24]),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~243 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[24]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~248 (
// Equation(s):
// \my_regfile|data_readRegA[24]~248_combout  = (\my_regfile|data_readRegA[24]~244_combout  & (\my_regfile|data_readRegA[24]~247_combout  & (\my_regfile|data_readRegA[24]~242_combout  & \my_regfile|data_readRegA[24]~243_combout )))

	.dataa(\my_regfile|data_readRegA[24]~244_combout ),
	.datab(\my_regfile|data_readRegA[24]~247_combout ),
	.datac(\my_regfile|data_readRegA[24]~242_combout ),
	.datad(\my_regfile|data_readRegA[24]~243_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~248 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[24]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[24]~249 (
// Equation(s):
// \my_regfile|data_readRegA[24]~249_combout  = ((\my_regfile|data_readRegA[24]~248_combout  & \my_regfile|data_readRegA[24]~239_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[24]~248_combout ),
	.datad(\my_regfile|data_readRegA[24]~239_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[24]~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[24]~249 .lut_mask = 16'hF555;
defparam \my_regfile|data_readRegA[24]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneive_lcell_comb \my_processor|npcRes[24]~171 (
// Equation(s):
// \my_processor|npcRes[24]~171_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~48_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\my_processor|getNPC|Add0~48_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~171 .lut_mask = 16'hFFCA;
defparam \my_processor|npcRes[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneive_lcell_comb \my_processor|getBRes|Add0~48 (
// Equation(s):
// \my_processor|getBRes|Add0~48_combout  = ((\my_processor|getNPC|Add0~48_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|getBRes|Add0~47 )))) # (GND)
// \my_processor|getBRes|Add0~49  = CARRY((\my_processor|getNPC|Add0~48_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|getBRes|Add0~47 ))) # (!\my_processor|getNPC|Add0~48_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~47 )))

	.dataa(\my_processor|getNPC|Add0~48_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~47 ),
	.combout(\my_processor|getBRes|Add0~48_combout ),
	.cout(\my_processor|getBRes|Add0~49 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~48 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N10
cycloneive_lcell_comb \my_processor|npcRes[24]~172 (
// Equation(s):
// \my_processor|npcRes[24]~172_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~48_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~48_combout )))

	.dataa(\my_processor|getNPC|Add0~48_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getBRes|Add0~48_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~172 .lut_mask = 16'hAFA0;
defparam \my_processor|npcRes[24]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneive_lcell_comb \my_processor|npcRes[24]~173 (
// Equation(s):
// \my_processor|npcRes[24]~173_combout  = (\my_processor|npcRes[24]~171_combout  & (((\my_processor|npcRes[24]~172_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|npcRes[24]~171_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[24]~172_combout ),
	.datad(\my_processor|checker|isB~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~173 .lut_mask = 16'hA2AA;
defparam \my_processor|npcRes[24]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneive_lcell_comb \my_processor|npcRes[24]~169 (
// Equation(s):
// \my_processor|npcRes[24]~169_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [24]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~169 .lut_mask = 16'hFF3F;
defparam \my_processor|npcRes[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N16
cycloneive_lcell_comb \my_processor|npcRes[24]~168 (
// Equation(s):
// \my_processor|npcRes[24]~168_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~48_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~48_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~48_combout ),
	.datac(\my_processor|getNPC|Add0~48_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~168 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneive_lcell_comb \my_processor|npcRes[24]~170 (
// Equation(s):
// \my_processor|npcRes[24]~170_combout  = (\my_processor|npcRes[24]~169_combout  & (\my_processor|npcRes[24]~168_combout  & ((\my_processor|getNPC|Add0~48_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|npcRes[24]~169_combout ),
	.datab(\my_processor|getNPC|Add0~48_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[24]~168_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~170 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N10
cycloneive_lcell_comb \my_processor|npcRes[24]~174 (
// Equation(s):
// \my_processor|npcRes[24]~174_combout  = (\my_processor|npcRes[24]~173_combout  & (\my_processor|npcRes[24]~170_combout  & ((\my_regfile|data_readRegA[24]~249_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[24]~249_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[24]~173_combout ),
	.datad(\my_processor|npcRes[24]~170_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[24]~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[24]~174 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[24]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N11
dffeas \my_processor|pc_reg|q[24] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[24]~174_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[24] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
cycloneive_lcell_comb \my_processor|getNPC|Add0~48 (
// Equation(s):
// \my_processor|getNPC|Add0~48_combout  = (\my_processor|pc_reg|q [24] & (\my_processor|getNPC|Add0~47  $ (GND))) # (!\my_processor|pc_reg|q [24] & (!\my_processor|getNPC|Add0~47  & VCC))
// \my_processor|getNPC|Add0~49  = CARRY((\my_processor|pc_reg|q [24] & !\my_processor|getNPC|Add0~47 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~47 ),
	.combout(\my_processor|getNPC|Add0~48_combout ),
	.cout(\my_processor|getNPC|Add0~49 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~48 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneive_lcell_comb \my_processor|getBRes|Add0~50 (
// Equation(s):
// \my_processor|getBRes|Add0~50_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~50_combout  & (\my_processor|getBRes|Add0~49  & VCC)) # (!\my_processor|getNPC|Add0~50_combout  & (!\my_processor|getBRes|Add0~49 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~50_combout  & (!\my_processor|getBRes|Add0~49 )) # (!\my_processor|getNPC|Add0~50_combout  & ((\my_processor|getBRes|Add0~49 ) # (GND)))))
// \my_processor|getBRes|Add0~51  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getNPC|Add0~50_combout  & !\my_processor|getBRes|Add0~49 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|getBRes|Add0~49 ) # (!\my_processor|getNPC|Add0~50_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~49 ),
	.combout(\my_processor|getBRes|Add0~50_combout ),
	.cout(\my_processor|getBRes|Add0~51 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N8
cycloneive_lcell_comb \my_processor|npcRes[25]~179 (
// Equation(s):
// \my_processor|npcRes[25]~179_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~50_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~50_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~50_combout ),
	.datac(\my_processor|getNPC|Add0~50_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~179 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[25]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N18
cycloneive_lcell_comb \my_processor|npcRes[25]~178 (
// Equation(s):
// \my_processor|npcRes[25]~178_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~50_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|getNPC|Add0~50_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~178 .lut_mask = 16'hEEFA;
defparam \my_processor|npcRes[25]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneive_lcell_comb \my_processor|npcRes[25]~180 (
// Equation(s):
// \my_processor|npcRes[25]~180_combout  = (\my_processor|npcRes[25]~178_combout  & (((\my_processor|npcRes[25]~179_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[25]~179_combout ),
	.datad(\my_processor|npcRes[25]~178_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~180 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[25]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneive_lcell_comb \my_processor|npcRes[25]~176 (
// Equation(s):
// \my_processor|npcRes[25]~176_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [25]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~176 .lut_mask = 16'hF7F7;
defparam \my_processor|npcRes[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneive_lcell_comb \my_processor|npcRes[25]~175 (
// Equation(s):
// \my_processor|npcRes[25]~175_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~50_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~50_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~50_combout ),
	.datab(\my_processor|getBRes|Add0~50_combout ),
	.datac(\my_processor|checker|isBlt~0_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~175 .lut_mask = 16'hCFAF;
defparam \my_processor|npcRes[25]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N12
cycloneive_lcell_comb \my_processor|npcRes[25]~177 (
// Equation(s):
// \my_processor|npcRes[25]~177_combout  = (\my_processor|npcRes[25]~176_combout  & (\my_processor|npcRes[25]~175_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~50_combout ))))

	.dataa(\my_processor|npcRes[25]~176_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~50_combout ),
	.datad(\my_processor|npcRes[25]~175_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~177 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[25]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneive_lcell_comb \my_processor|npcRes[25]~181 (
// Equation(s):
// \my_processor|npcRes[25]~181_combout  = (\my_processor|npcRes[25]~180_combout  & (\my_processor|npcRes[25]~177_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[25]~227_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[25]~227_combout ),
	.datac(\my_processor|npcRes[25]~180_combout ),
	.datad(\my_processor|npcRes[25]~177_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[25]~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[25]~181 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[25]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y30_N21
dffeas \my_processor|pc_reg|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[25]~181_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[25] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N18
cycloneive_lcell_comb \my_processor|getNPC|Add0~50 (
// Equation(s):
// \my_processor|getNPC|Add0~50_combout  = (\my_processor|pc_reg|q [25] & (!\my_processor|getNPC|Add0~49 )) # (!\my_processor|pc_reg|q [25] & ((\my_processor|getNPC|Add0~49 ) # (GND)))
// \my_processor|getNPC|Add0~51  = CARRY((!\my_processor|getNPC|Add0~49 ) # (!\my_processor|pc_reg|q [25]))

	.dataa(\my_processor|pc_reg|q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~49 ),
	.combout(\my_processor|getNPC|Add0~50_combout ),
	.cout(\my_processor|getNPC|Add0~51 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~50 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~288 (
// Equation(s):
// \my_processor|data_writeReg[25]~288_combout  = (\my_processor|data_writeReg[3]~326_combout  & ((\my_processor|data_writeReg[31]~323_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [25])))) # (!\my_processor|data_writeReg[3]~326_combout  & 
// (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|getNPC|Add0~50_combout ))))

	.dataa(\my_processor|data_writeReg[3]~326_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [25]),
	.datad(\my_processor|getNPC|Add0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~288 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[25]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[25]~284 (
// Equation(s):
// \my_processor|data_writeReg[25]~284_combout  = (\my_processor|data_writeReg[3]~60_combout  & (((\my_processor|data_writeReg[3]~325_combout )))) # (!\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|data_writeReg[3]~325_combout  & 
// (\my_processor|ALUOper|ShiftRight0~91_combout )) # (!\my_processor|data_writeReg[3]~325_combout  & ((\my_processor|ALUOper|Add1~50_combout )))))

	.dataa(\my_processor|data_writeReg[3]~60_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~91_combout ),
	.datac(\my_processor|ALUOper|Add1~50_combout ),
	.datad(\my_processor|data_writeReg[3]~325_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~284 .lut_mask = 16'hEE50;
defparam \my_processor|data_writeReg[25]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~94 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~94_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[23]~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & (\my_processor|dataA[25]~6_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[25]~6_combout ),
	.datad(\my_processor|dataA[23]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~94 .lut_mask = 16'h3210;
defparam \my_processor|ALUOper|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~95 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~95_combout  = (\my_processor|ALUOper|ShiftLeft0~94_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftLeft0~92_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftLeft0~92_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~95 .lut_mask = 16'hFFC0;
defparam \my_processor|ALUOper|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \my_processor|data_writeReg[25]~282 (
// Equation(s):
// \my_processor|data_writeReg[25]~282_combout  = (\my_processor|data_writeReg[4]~88_combout  & (((\my_processor|data_writeReg[4]~87_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[4]~87_combout  & 
// ((\my_processor|ALUOper|ShiftLeft0~80_combout ))) # (!\my_processor|data_writeReg[4]~87_combout  & (\my_processor|ALUOper|ShiftLeft0~95_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|data_writeReg[4]~87_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~282 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[25]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[25]~283 (
// Equation(s):
// \my_processor|data_writeReg[25]~283_combout  = (\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[25]~282_combout  & ((\my_processor|ALUOper|ShiftLeft0~55_combout ))) # (!\my_processor|data_writeReg[25]~282_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~88_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & (((\my_processor|data_writeReg[25]~282_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~88_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~55_combout ),
	.datad(\my_processor|data_writeReg[25]~282_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~283 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[25]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[25]~285 (
// Equation(s):
// \my_processor|data_writeReg[25]~285_combout  = (\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|data_writeReg[25]~284_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[25]~284_combout  & 
// ((\my_processor|data_writeReg[25]~283_combout ))))) # (!\my_processor|data_writeReg[3]~60_combout  & (((\my_processor|data_writeReg[25]~284_combout ))))

	.dataa(\my_processor|data_writeReg[3]~60_combout ),
	.datab(\my_processor|dataA[31]~0_combout ),
	.datac(\my_processor|data_writeReg[25]~284_combout ),
	.datad(\my_processor|data_writeReg[25]~283_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~285 .lut_mask = 16'hDAD0;
defparam \my_processor|data_writeReg[25]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \my_processor|ALUOper|Add0~50 (
// Equation(s):
// \my_processor|ALUOper|Add0~50_combout  = (\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~6_combout  & (\my_processor|ALUOper|Add0~49  & VCC)) # (!\my_processor|dataA[25]~6_combout  & (!\my_processor|ALUOper|Add0~49 )))) # 
// (!\my_processor|dataB[25]~6_combout  & ((\my_processor|dataA[25]~6_combout  & (!\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataA[25]~6_combout  & ((\my_processor|ALUOper|Add0~49 ) # (GND)))))
// \my_processor|ALUOper|Add0~51  = CARRY((\my_processor|dataB[25]~6_combout  & (!\my_processor|dataA[25]~6_combout  & !\my_processor|ALUOper|Add0~49 )) # (!\my_processor|dataB[25]~6_combout  & ((!\my_processor|ALUOper|Add0~49 ) # 
// (!\my_processor|dataA[25]~6_combout ))))

	.dataa(\my_processor|dataB[25]~6_combout ),
	.datab(\my_processor|dataA[25]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~49 ),
	.combout(\my_processor|ALUOper|Add0~50_combout ),
	.cout(\my_processor|ALUOper|Add0~51 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~50 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[25]~286 (
// Equation(s):
// \my_processor|data_writeReg[25]~286_combout  = (\my_processor|data_writeReg[3]~66_combout  & (((\my_processor|data_writeReg[3]~65_combout ) # (\my_processor|ALUOper|Add0~50_combout )))) # (!\my_processor|data_writeReg[3]~66_combout  & 
// (\my_processor|data_writeReg[25]~285_combout  & (!\my_processor|data_writeReg[3]~65_combout )))

	.dataa(\my_processor|data_writeReg[3]~66_combout ),
	.datab(\my_processor|data_writeReg[25]~285_combout ),
	.datac(\my_processor|data_writeReg[3]~65_combout ),
	.datad(\my_processor|ALUOper|Add0~50_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~286 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[25]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[25]~287 (
// Equation(s):
// \my_processor|data_writeReg[25]~287_combout  = (\my_processor|dataA[25]~6_combout  & ((\my_processor|data_writeReg[25]~286_combout ) # ((\my_processor|dataB[25]~6_combout  & \my_processor|data_writeReg[3]~65_combout )))) # 
// (!\my_processor|dataA[25]~6_combout  & (\my_processor|data_writeReg[25]~286_combout  & ((\my_processor|dataB[25]~6_combout ) # (!\my_processor|data_writeReg[3]~65_combout ))))

	.dataa(\my_processor|dataA[25]~6_combout ),
	.datab(\my_processor|dataB[25]~6_combout ),
	.datac(\my_processor|data_writeReg[3]~65_combout ),
	.datad(\my_processor|data_writeReg[25]~286_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[25]~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25]~287 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[25]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \my_processor|data_writeReg[25] (
// Equation(s):
// \my_processor|data_writeReg [25] = (\my_processor|data_writeReg[25]~288_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [25]) # (!\my_processor|data_writeReg[3]~69_combout )))) # (!\my_processor|data_writeReg[25]~288_combout  & 
// (\my_processor|data_writeReg[25]~287_combout  & (\my_processor|data_writeReg[3]~69_combout )))

	.dataa(\my_processor|data_writeReg[25]~288_combout ),
	.datab(\my_processor|data_writeReg[25]~287_combout ),
	.datac(\my_processor|data_writeReg[3]~69_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [25]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[25] .lut_mask = 16'hEA4A;
defparam \my_processor|data_writeReg[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder_combout  = \my_processor|data_writeReg [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [25]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[25] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[29].dffei|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~148 (
// Equation(s):
// \my_regfile|data_readRegB[25]~148_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [25]) # ((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (((\my_regfile|regWriteCheck_loop[5].dffei|q [25] & !\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~148 .lut_mask = 16'hAAD8;
defparam \my_regfile|data_readRegB[25]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~149 (
// Equation(s):
// \my_regfile|data_readRegB[25]~149_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[25]~148_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [25])) # (!\my_regfile|data_readRegB[25]~148_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [25]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[25]~148_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [25]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~148_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~149 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[25]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~143 (
// Equation(s):
// \my_regfile|data_readRegB[25]~143_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [25])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [25])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [25]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~143 .lut_mask = 16'hE5E0;
defparam \my_regfile|data_readRegB[25]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~144 (
// Equation(s):
// \my_regfile|data_readRegB[25]~144_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[25]~143_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [25]))) # (!\my_regfile|data_readRegB[25]~143_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [25])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[25]~143_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~143_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~144 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[25]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~145 (
// Equation(s):
// \my_regfile|data_readRegB[25]~145_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[25]~144_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [25]))))

	.dataa(\my_regfile|data_readRegB[31]~24_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [25]),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[25]~144_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~145 .lut_mask = 16'hF4A4;
defparam \my_regfile|data_readRegB[25]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~146 (
// Equation(s):
// \my_regfile|data_readRegB[25]~146_combout  = (\my_regfile|data_readRegB[31]~21_combout  & ((\my_regfile|data_readRegB[25]~145_combout  & (\my_regfile|regWriteCheck_loop[8].dffei|q [25])) # (!\my_regfile|data_readRegB[25]~145_combout  & 
// ((\my_regfile|regWriteCheck_loop[24].dffei|q [25]))))) # (!\my_regfile|data_readRegB[31]~21_combout  & (((\my_regfile|data_readRegB[25]~145_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [25]),
	.datab(\my_regfile|data_readRegB[31]~21_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~146 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[25]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~141 (
// Equation(s):
// \my_regfile|data_readRegB[25]~141_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [25])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [25])))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~141 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[25]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~142 (
// Equation(s):
// \my_regfile|data_readRegB[25]~142_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[25]~141_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [25])) # (!\my_regfile|data_readRegB[25]~141_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [25]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[25]~141_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~142 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[25]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~147 (
// Equation(s):
// \my_regfile|data_readRegB[25]~147_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[31]~651_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// ((\my_regfile|data_readRegB[25]~142_combout ))) # (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[25]~146_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[25]~146_combout ),
	.datad(\my_regfile|data_readRegB[25]~142_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~147 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[25]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~131 (
// Equation(s):
// \my_regfile|data_readRegB[25]~131_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [25]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [25]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~131 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[25]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~132 (
// Equation(s):
// \my_regfile|data_readRegB[25]~132_combout  = (\my_regfile|data_readRegB[25]~131_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [25])) # (!\my_processor|ctrl_readRegB[0]~1_combout ))) # (!\my_regfile|data_readRegB[25]~131_combout  & 
// (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [25]))))

	.dataa(\my_regfile|data_readRegB[25]~131_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~132 .lut_mask = 16'hE6A2;
defparam \my_regfile|data_readRegB[25]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~133 (
// Equation(s):
// \my_regfile|data_readRegB[25]~133_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[11].dffei|q [25])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [25]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [25]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [25]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~133 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[25]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~134 (
// Equation(s):
// \my_regfile|data_readRegB[25]~134_combout  = (\my_regfile|data_readRegB[25]~133_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [25]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[25]~133_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [25] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[25]~133_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~134 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[25]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~135 (
// Equation(s):
// \my_regfile|data_readRegB[25]~135_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [25]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [25]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [25]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~135 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[25]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~136 (
// Equation(s):
// \my_regfile|data_readRegB[25]~136_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[25]~135_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [25])) # (!\my_regfile|data_readRegB[25]~135_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [25]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[25]~135_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [25]),
	.datad(\my_regfile|data_readRegB[25]~135_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~136 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[25]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~137 (
// Equation(s):
// \my_regfile|data_readRegB[25]~137_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[25]~134_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[25]~136_combout )))))

	.dataa(\my_regfile|data_readRegB[25]~134_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[25]~136_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~137 .lut_mask = 16'hE3E0;
defparam \my_regfile|data_readRegB[25]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~138 (
// Equation(s):
// \my_regfile|data_readRegB[25]~138_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[30].dffei|q [25]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [25] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~138 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[25]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~139 (
// Equation(s):
// \my_regfile|data_readRegB[25]~139_combout  = (\my_regfile|data_readRegB[25]~138_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [25]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[25]~138_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [25] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[25]~138_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [25]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [25]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~139 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[25]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~140 (
// Equation(s):
// \my_regfile|data_readRegB[25]~140_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[25]~137_combout  & ((\my_regfile|data_readRegB[25]~139_combout ))) # (!\my_regfile|data_readRegB[25]~137_combout  & 
// (\my_regfile|data_readRegB[25]~132_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[25]~137_combout ))))

	.dataa(\my_regfile|data_readRegB[25]~132_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[25]~137_combout ),
	.datad(\my_regfile|data_readRegB[25]~139_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~140 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[25]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[25]~150 (
// Equation(s):
// \my_regfile|data_readRegB[25]~150_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[25]~147_combout  & (\my_regfile|data_readRegB[25]~149_combout )) # (!\my_regfile|data_readRegB[25]~147_combout  & 
// ((\my_regfile|data_readRegB[25]~140_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[25]~147_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[25]~149_combout ),
	.datac(\my_regfile|data_readRegB[25]~147_combout ),
	.datad(\my_regfile|data_readRegB[25]~140_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[25]~150 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \my_processor|dataB[25]~6 (
// Equation(s):
// \my_processor|dataB[25]~6_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [16])))) # (!\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegB[25]~150_combout  & 
// ((\my_processor|checker|isBex~combout ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_regfile|data_readRegB[25]~150_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[25]~6 .lut_mask = 16'hE4A0;
defparam \my_processor|dataB[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~96 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~96_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[23]~8_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & (\my_processor|dataA[24]~7_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[24]~7_combout ),
	.datad(\my_processor|dataA[23]~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~96 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~97 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~97_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[25]~6_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[26]~5_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[25]~6_combout ),
	.datad(\my_processor|dataA[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~97 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~98 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~98_combout  = (\my_processor|ALUOper|ShiftLeft0~96_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [8] & \my_processor|ALUOper|ShiftLeft0~97_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(\my_processor|ALUOper|ShiftLeft0~96_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~98 .lut_mask = 16'hF5F0;
defparam \my_processor|ALUOper|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \my_processor|data_writeReg[26]~289 (
// Equation(s):
// \my_processor|data_writeReg[26]~289_combout  = (\my_processor|data_writeReg[4]~87_combout  & (\my_processor|data_writeReg[4]~88_combout )) # (!\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[4]~88_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~90_combout )) # (!\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|ALUOper|ShiftLeft0~98_combout )))))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~90_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~289 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[26]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[26]~290 (
// Equation(s):
// \my_processor|data_writeReg[26]~290_combout  = (\my_processor|data_writeReg[26]~289_combout  & (((\my_processor|ALUOper|ShiftLeft0~58_combout )) # (!\my_processor|data_writeReg[4]~87_combout ))) # (!\my_processor|data_writeReg[26]~289_combout  & 
// (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|ALUOper|ShiftLeft0~82_combout ))))

	.dataa(\my_processor|data_writeReg[26]~289_combout ),
	.datab(\my_processor|data_writeReg[4]~87_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~58_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~290 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[26]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
cycloneive_lcell_comb \my_processor|data_writeReg[26]~291 (
// Equation(s):
// \my_processor|data_writeReg[26]~291_combout  = (\my_processor|data_writeReg[3]~60_combout  & (((\my_processor|data_writeReg[3]~325_combout )))) # (!\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|data_writeReg[3]~325_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~92_combout ))) # (!\my_processor|data_writeReg[3]~325_combout  & (\my_processor|ALUOper|Add1~52_combout ))))

	.dataa(\my_processor|ALUOper|Add1~52_combout ),
	.datab(\my_processor|data_writeReg[3]~60_combout ),
	.datac(\my_processor|data_writeReg[3]~325_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~92_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~291 .lut_mask = 16'hF2C2;
defparam \my_processor|data_writeReg[26]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
cycloneive_lcell_comb \my_processor|data_writeReg[26]~292 (
// Equation(s):
// \my_processor|data_writeReg[26]~292_combout  = (\my_processor|data_writeReg[3]~60_combout  & ((\my_processor|data_writeReg[26]~291_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[26]~291_combout  & 
// ((\my_processor|data_writeReg[26]~290_combout ))))) # (!\my_processor|data_writeReg[3]~60_combout  & (((\my_processor|data_writeReg[26]~291_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|data_writeReg[3]~60_combout ),
	.datac(\my_processor|data_writeReg[26]~290_combout ),
	.datad(\my_processor|data_writeReg[26]~291_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~292 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[26]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
cycloneive_lcell_comb \my_processor|data_writeReg[26]~294 (
// Equation(s):
// \my_processor|data_writeReg[26]~294_combout  = (\my_processor|data_writeReg[3]~65_combout  & (\my_processor|data_writeReg[26]~293_combout )) # (!\my_processor|data_writeReg[3]~65_combout  & ((\my_processor|data_writeReg[26]~293_combout  & 
// (\my_processor|ALUOper|Add0~52_combout )) # (!\my_processor|data_writeReg[26]~293_combout  & ((\my_processor|data_writeReg[26]~292_combout )))))

	.dataa(\my_processor|data_writeReg[3]~65_combout ),
	.datab(\my_processor|data_writeReg[26]~293_combout ),
	.datac(\my_processor|ALUOper|Add0~52_combout ),
	.datad(\my_processor|data_writeReg[26]~292_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[26]~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26]~294 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[26]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneive_lcell_comb \my_processor|data_writeReg[26] (
// Equation(s):
// \my_processor|data_writeReg [26] = (\my_processor|data_writeReg[26]~295_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [26]) # (!\my_processor|data_writeReg[3]~69_combout )))) # (!\my_processor|data_writeReg[26]~295_combout  & 
// (\my_processor|data_writeReg[26]~294_combout  & (\my_processor|data_writeReg[3]~69_combout )))

	.dataa(\my_processor|data_writeReg[26]~295_combout ),
	.datab(\my_processor|data_writeReg[26]~294_combout ),
	.datac(\my_processor|data_writeReg[3]~69_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [26]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[26] .lut_mask = 16'hEA4A;
defparam \my_processor|data_writeReg[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder_combout  = \my_processor|data_writeReg [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~193 (
// Equation(s):
// \my_regfile|data_readRegA[26]~193_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [26]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~193 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[26]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~192 (
// Equation(s):
// \my_regfile|data_readRegA[26]~192_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [26]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [26]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~192 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[26]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~191 (
// Equation(s):
// \my_regfile|data_readRegA[26]~191_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [26]) # (!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [26]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~191 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[26]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~194 (
// Equation(s):
// \my_regfile|data_readRegA[26]~194_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [26] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [26]) # (!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [26]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [26]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~194 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[26]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~195 (
// Equation(s):
// \my_regfile|data_readRegA[26]~195_combout  = (\my_regfile|data_readRegA[26]~193_combout  & (\my_regfile|data_readRegA[26]~192_combout  & (\my_regfile|data_readRegA[26]~191_combout  & \my_regfile|data_readRegA[26]~194_combout )))

	.dataa(\my_regfile|data_readRegA[26]~193_combout ),
	.datab(\my_regfile|data_readRegA[26]~192_combout ),
	.datac(\my_regfile|data_readRegA[26]~191_combout ),
	.datad(\my_regfile|data_readRegA[26]~194_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~195 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~189 (
// Equation(s):
// \my_regfile|data_readRegA[26]~189_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [26]) # ((\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~189 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[26]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~185 (
// Equation(s):
// \my_regfile|data_readRegA[26]~185_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [26]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [26]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [26]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~185 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[26]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~785 (
// Equation(s):
// \my_regfile|data_readRegA[26]~785_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [26]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [26]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~785_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~785 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[26]~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~186 (
// Equation(s):
// \my_regfile|data_readRegA[26]~186_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [26]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~186 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[26]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~184 (
// Equation(s):
// \my_regfile|data_readRegA[26]~184_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [26]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [26]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [26]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~184 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[26]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~187 (
// Equation(s):
// \my_regfile|data_readRegA[26]~187_combout  = (\my_regfile|data_readRegA[26]~185_combout  & (\my_regfile|data_readRegA[26]~785_combout  & (\my_regfile|data_readRegA[26]~186_combout  & \my_regfile|data_readRegA[26]~184_combout )))

	.dataa(\my_regfile|data_readRegA[26]~185_combout ),
	.datab(\my_regfile|data_readRegA[26]~785_combout ),
	.datac(\my_regfile|data_readRegA[26]~186_combout ),
	.datad(\my_regfile|data_readRegA[26]~184_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~187 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~188 (
// Equation(s):
// \my_regfile|data_readRegA[26]~188_combout  = (\my_regfile|regWriteCheck_loop[3].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [26]) # ((\my_regfile|bca|bitcheck[4]~68_combout )))) # (!\my_regfile|regWriteCheck_loop[3].dffei|q [26] & 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [26]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~188 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[26]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~190 (
// Equation(s):
// \my_regfile|data_readRegA[26]~190_combout  = (\my_regfile|data_readRegA[26]~189_combout  & (\my_regfile|data_readRegA[26]~187_combout  & \my_regfile|data_readRegA[26]~188_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[26]~189_combout ),
	.datac(\my_regfile|data_readRegA[26]~187_combout ),
	.datad(\my_regfile|data_readRegA[26]~188_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~190 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[26]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~199 (
// Equation(s):
// \my_regfile|data_readRegA[26]~199_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [26] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [26]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [26]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [26]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~199 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~200 (
// Equation(s):
// \my_regfile|data_readRegA[26]~200_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [26] & ((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [26])))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|bca|bitcheck[26]~57_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~200 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[26]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~197 (
// Equation(s):
// \my_regfile|data_readRegA[26]~197_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [26]) # (((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_processor|ctrl_readRegA[0]~0_combout ))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [26]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~197 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[26]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~196 (
// Equation(s):
// \my_regfile|data_readRegA[26]~196_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[19]~48_combout )))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [26]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~196 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~198 (
// Equation(s):
// \my_regfile|data_readRegA[26]~198_combout  = (\my_regfile|data_readRegA[26]~197_combout  & (\my_regfile|data_readRegA[26]~196_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [26]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~197_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [26]),
	.datac(\my_regfile|data_readRegA[26]~196_combout ),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~198 .lut_mask = 16'hA080;
defparam \my_regfile|data_readRegA[26]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~202 (
// Equation(s):
// \my_regfile|data_readRegA[26]~202_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [26])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [26] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [26]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [26]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~202 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[26]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~201 (
// Equation(s):
// \my_regfile|data_readRegA[26]~201_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [26] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [26]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [26]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [26]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~201 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[26]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~203 (
// Equation(s):
// \my_regfile|data_readRegA[26]~203_combout  = (\my_regfile|data_readRegA[26]~202_combout  & (\my_regfile|data_readRegA[26]~201_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [26]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|data_readRegA[26]~202_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[26]~201_combout ),
	.datad(\my_regfile|regWriteCheck_loop[29].dffei|q [26]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~203 .lut_mask = 16'hA020;
defparam \my_regfile|data_readRegA[26]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~204 (
// Equation(s):
// \my_regfile|data_readRegA[26]~204_combout  = (\my_regfile|data_readRegA[26]~199_combout  & (\my_regfile|data_readRegA[26]~200_combout  & (\my_regfile|data_readRegA[26]~198_combout  & \my_regfile|data_readRegA[26]~203_combout )))

	.dataa(\my_regfile|data_readRegA[26]~199_combout ),
	.datab(\my_regfile|data_readRegA[26]~200_combout ),
	.datac(\my_regfile|data_readRegA[26]~198_combout ),
	.datad(\my_regfile|data_readRegA[26]~203_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~204 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[26]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[26]~205 (
// Equation(s):
// \my_regfile|data_readRegA[26]~205_combout  = ((\my_regfile|data_readRegA[26]~195_combout  & (\my_regfile|data_readRegA[26]~190_combout  & \my_regfile|data_readRegA[26]~204_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[26]~195_combout ),
	.datac(\my_regfile|data_readRegA[26]~190_combout ),
	.datad(\my_regfile|data_readRegA[26]~204_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[26]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[26]~205 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[26]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneive_lcell_comb \my_processor|getBRes|Add0~52 (
// Equation(s):
// \my_processor|getBRes|Add0~52_combout  = ((\my_processor|getNPC|Add0~52_combout  $ (\my_imem|altsyncram_component|auto_generated|q_a [16] $ (!\my_processor|getBRes|Add0~51 )))) # (GND)
// \my_processor|getBRes|Add0~53  = CARRY((\my_processor|getNPC|Add0~52_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16]) # (!\my_processor|getBRes|Add0~51 ))) # (!\my_processor|getNPC|Add0~52_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~51 )))

	.dataa(\my_processor|getNPC|Add0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~51 ),
	.combout(\my_processor|getBRes|Add0~52_combout ),
	.cout(\my_processor|getBRes|Add0~53 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~52 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneive_lcell_comb \my_processor|npcRes[26]~186 (
// Equation(s):
// \my_processor|npcRes[26]~186_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~52_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~52_combout ))

	.dataa(\my_processor|getBRes|Add0~52_combout ),
	.datab(\my_processor|ALUOper|Equal0~20_combout ),
	.datac(\my_processor|getNPC|Add0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~186 .lut_mask = 16'hE2E2;
defparam \my_processor|npcRes[26]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneive_lcell_comb \my_processor|npcRes[26]~185 (
// Equation(s):
// \my_processor|npcRes[26]~185_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~52_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\my_processor|getNPC|Add0~52_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~185 .lut_mask = 16'hFFAC;
defparam \my_processor|npcRes[26]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneive_lcell_comb \my_processor|npcRes[26]~187 (
// Equation(s):
// \my_processor|npcRes[26]~187_combout  = (\my_processor|npcRes[26]~185_combout  & (((\my_processor|npcRes[26]~186_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[26]~186_combout ),
	.datad(\my_processor|npcRes[26]~185_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~187 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[26]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneive_lcell_comb \my_processor|npcRes[26]~183 (
// Equation(s):
// \my_processor|npcRes[26]~183_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [26]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(gnd),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~183 .lut_mask = 16'hFF3F;
defparam \my_processor|npcRes[26]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneive_lcell_comb \my_processor|npcRes[26]~182 (
// Equation(s):
// \my_processor|npcRes[26]~182_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~52_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~52_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~52_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getBRes|Add0~52_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~182 .lut_mask = 16'hF3BB;
defparam \my_processor|npcRes[26]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneive_lcell_comb \my_processor|npcRes[26]~184 (
// Equation(s):
// \my_processor|npcRes[26]~184_combout  = (\my_processor|npcRes[26]~183_combout  & (\my_processor|npcRes[26]~182_combout  & ((\my_processor|getNPC|Add0~52_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~52_combout ),
	.datab(\my_processor|npcRes[26]~183_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[26]~182_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~184 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[26]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneive_lcell_comb \my_processor|npcRes[26]~188 (
// Equation(s):
// \my_processor|npcRes[26]~188_combout  = (\my_processor|npcRes[26]~187_combout  & (\my_processor|npcRes[26]~184_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[26]~205_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[26]~205_combout ),
	.datac(\my_processor|npcRes[26]~187_combout ),
	.datad(\my_processor|npcRes[26]~184_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[26]~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[26]~188 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[26]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N31
dffeas \my_processor|pc_reg|q[26] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[26]~188_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[26] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N20
cycloneive_lcell_comb \my_processor|getNPC|Add0~52 (
// Equation(s):
// \my_processor|getNPC|Add0~52_combout  = (\my_processor|pc_reg|q [26] & (\my_processor|getNPC|Add0~51  $ (GND))) # (!\my_processor|pc_reg|q [26] & (!\my_processor|getNPC|Add0~51  & VCC))
// \my_processor|getNPC|Add0~53  = CARRY((\my_processor|pc_reg|q [26] & !\my_processor|getNPC|Add0~51 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~51 ),
	.combout(\my_processor|getNPC|Add0~52_combout ),
	.cout(\my_processor|getNPC|Add0~53 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~52 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneive_lcell_comb \my_processor|getBRes|Add0~54 (
// Equation(s):
// \my_processor|getBRes|Add0~54_combout  = (\my_processor|getNPC|Add0~54_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (\my_processor|getBRes|Add0~53  & VCC)) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (!\my_processor|getBRes|Add0~53 )))) # (!\my_processor|getNPC|Add0~54_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getBRes|Add0~53 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((\my_processor|getBRes|Add0~53 ) # (GND)))))
// \my_processor|getBRes|Add0~55  = CARRY((\my_processor|getNPC|Add0~54_combout  & (!\my_imem|altsyncram_component|auto_generated|q_a [16] & !\my_processor|getBRes|Add0~53 )) # (!\my_processor|getNPC|Add0~54_combout  & ((!\my_processor|getBRes|Add0~53 ) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\my_processor|getNPC|Add0~54_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~53 ),
	.combout(\my_processor|getBRes|Add0~54_combout ),
	.cout(\my_processor|getBRes|Add0~55 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~54 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N22
cycloneive_lcell_comb \my_processor|npcRes[27]~193 (
// Equation(s):
// \my_processor|npcRes[27]~193_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~54_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~54_combout )))

	.dataa(\my_processor|getNPC|Add0~54_combout ),
	.datab(gnd),
	.datac(\my_processor|getBRes|Add0~54_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~193 .lut_mask = 16'hAAF0;
defparam \my_processor|npcRes[27]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneive_lcell_comb \my_processor|checker|isJ~1 (
// Equation(s):
// \my_processor|checker|isJ~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|checker|isJ~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isJ~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJ~1 .lut_mask = 16'h4400;
defparam \my_processor|checker|isJ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N20
cycloneive_lcell_comb \my_processor|npcRes[27]~190 (
// Equation(s):
// \my_processor|npcRes[27]~190_combout  = (!\my_processor|checker|isJ~1_combout  & (!\my_processor|checker|isJal~0_combout  & ((\my_processor|getNPC|Add0~54_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~54_combout ),
	.datab(\my_processor|checker|isJ~1_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isJI~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~190 .lut_mask = 16'h0302;
defparam \my_processor|npcRes[27]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N10
cycloneive_lcell_comb \my_processor|npcRes[27]~189 (
// Equation(s):
// \my_processor|npcRes[27]~189_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~54_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~54_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~54_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getBRes|Add0~54_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~189 .lut_mask = 16'hF3BB;
defparam \my_processor|npcRes[27]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneive_lcell_comb \my_processor|npcRes[27]~191 (
// Equation(s):
// \my_processor|npcRes[27]~191_combout  = (\my_processor|npcRes[27]~190_combout  & (\my_processor|npcRes[27]~189_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[27]~183_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_processor|npcRes[27]~190_combout ),
	.datac(\my_regfile|data_readRegA[27]~183_combout ),
	.datad(\my_processor|npcRes[27]~189_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~191 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[27]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N16
cycloneive_lcell_comb \my_processor|npcRes[27]~192 (
// Equation(s):
// \my_processor|npcRes[27]~192_combout  = (\my_processor|npcRes[27]~191_combout  & ((\my_processor|checker|isBex~combout ) # ((\my_processor|getNPC|Add0~54_combout  & \my_processor|ALUOper|Equal0~20_combout ))))

	.dataa(\my_processor|getNPC|Add0~54_combout ),
	.datab(\my_processor|ALUOper|Equal0~20_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|npcRes[27]~191_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~192 .lut_mask = 16'hF800;
defparam \my_processor|npcRes[27]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneive_lcell_comb \my_processor|npcRes[27]~194 (
// Equation(s):
// \my_processor|npcRes[27]~194_combout  = (\my_processor|npcRes[27]~192_combout  & (((\my_processor|npcRes[27]~193_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[27]~193_combout ),
	.datad(\my_processor|npcRes[27]~192_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[27]~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[27]~194 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[27]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N3
dffeas \my_processor|pc_reg|q[27] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[27]~194_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[27] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N22
cycloneive_lcell_comb \my_processor|getNPC|Add0~54 (
// Equation(s):
// \my_processor|getNPC|Add0~54_combout  = (\my_processor|pc_reg|q [27] & (!\my_processor|getNPC|Add0~53 )) # (!\my_processor|pc_reg|q [27] & ((\my_processor|getNPC|Add0~53 ) # (GND)))
// \my_processor|getNPC|Add0~55  = CARRY((!\my_processor|getNPC|Add0~53 ) # (!\my_processor|pc_reg|q [27]))

	.dataa(\my_processor|pc_reg|q [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~53 ),
	.combout(\my_processor|getNPC|Add0~54_combout ),
	.cout(\my_processor|getNPC|Add0~55 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~54 .lut_mask = 16'h5A5F;
defparam \my_processor|getNPC|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneive_lcell_comb \my_processor|getBRes|Add0~56 (
// Equation(s):
// \my_processor|getBRes|Add0~56_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|getNPC|Add0~56_combout  $ (!\my_processor|getBRes|Add0~55 )))) # (GND)
// \my_processor|getBRes|Add0~57  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~56_combout ) # (!\my_processor|getBRes|Add0~55 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|getNPC|Add0~56_combout  & !\my_processor|getBRes|Add0~55 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~55 ),
	.combout(\my_processor|getBRes|Add0~56_combout ),
	.cout(\my_processor|getBRes|Add0~57 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N8
cycloneive_lcell_comb \my_processor|npcRes[28]~199 (
// Equation(s):
// \my_processor|npcRes[28]~199_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~56_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~56_combout )))

	.dataa(\my_processor|getNPC|Add0~56_combout ),
	.datab(gnd),
	.datac(\my_processor|getBRes|Add0~56_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~199 .lut_mask = 16'hAAF0;
defparam \my_processor|npcRes[28]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N26
cycloneive_lcell_comb \my_processor|npcRes[28]~196 (
// Equation(s):
// \my_processor|npcRes[28]~196_combout  = (!\my_processor|checker|isJal~0_combout  & (!\my_processor|checker|isJ~1_combout  & ((\my_processor|getNPC|Add0~56_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~56_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isJ~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~196 .lut_mask = 16'h000E;
defparam \my_processor|npcRes[28]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneive_lcell_comb \my_processor|npcRes[28]~195 (
// Equation(s):
// \my_processor|npcRes[28]~195_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~56_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~56_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~56_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getNPC|Add0~56_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~195 .lut_mask = 16'hBBF3;
defparam \my_processor|npcRes[28]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N28
cycloneive_lcell_comb \my_processor|npcRes[28]~197 (
// Equation(s):
// \my_processor|npcRes[28]~197_combout  = (\my_processor|npcRes[28]~196_combout  & (\my_processor|npcRes[28]~195_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[28]~161_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[28]~161_combout ),
	.datac(\my_processor|npcRes[28]~196_combout ),
	.datad(\my_processor|npcRes[28]~195_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~197 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[28]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N18
cycloneive_lcell_comb \my_processor|npcRes[28]~198 (
// Equation(s):
// \my_processor|npcRes[28]~198_combout  = (\my_processor|npcRes[28]~197_combout  & ((\my_processor|checker|isBex~combout ) # ((\my_processor|getNPC|Add0~56_combout  & \my_processor|ALUOper|Equal0~20_combout ))))

	.dataa(\my_processor|getNPC|Add0~56_combout ),
	.datab(\my_processor|ALUOper|Equal0~20_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|npcRes[28]~197_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~198 .lut_mask = 16'hF800;
defparam \my_processor|npcRes[28]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneive_lcell_comb \my_processor|npcRes[28]~200 (
// Equation(s):
// \my_processor|npcRes[28]~200_combout  = (\my_processor|npcRes[28]~198_combout  & (((\my_processor|npcRes[28]~199_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[28]~199_combout ),
	.datad(\my_processor|npcRes[28]~198_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[28]~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[28]~200 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[28]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y29_N1
dffeas \my_processor|pc_reg|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[28]~200_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[28] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N24
cycloneive_lcell_comb \my_processor|getNPC|Add0~56 (
// Equation(s):
// \my_processor|getNPC|Add0~56_combout  = (\my_processor|pc_reg|q [28] & (\my_processor|getNPC|Add0~55  $ (GND))) # (!\my_processor|pc_reg|q [28] & (!\my_processor|getNPC|Add0~55  & VCC))
// \my_processor|getNPC|Add0~57  = CARRY((\my_processor|pc_reg|q [28] & !\my_processor|getNPC|Add0~55 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~55 ),
	.combout(\my_processor|getNPC|Add0~56_combout ),
	.cout(\my_processor|getNPC|Add0~57 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~56 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N22
cycloneive_lcell_comb \my_processor|data_writeReg[28]~304 (
// Equation(s):
// \my_processor|data_writeReg[28]~304_combout  = (\my_processor|dataB[28]~3_combout  & ((\my_processor|data_writeReg[4]~81_combout ) # ((\my_processor|data_writeReg[3]~63_combout  & \my_processor|dataA[28]~3_combout )))) # 
// (!\my_processor|dataB[28]~3_combout  & (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataA[28]~3_combout ) # (!\my_processor|data_writeReg[3]~63_combout ))))

	.dataa(\my_processor|dataB[28]~3_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|dataA[28]~3_combout ),
	.datad(\my_processor|data_writeReg[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~304 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[28]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \my_processor|data_writeReg[3]~55 (
// Equation(s):
// \my_processor|data_writeReg[3]~55_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [9] & \my_imem|altsyncram_component|auto_generated|q_a [8]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~55 .lut_mask = 16'hF3F0;
defparam \my_processor|data_writeReg[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~101 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~101_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[27]~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[28]~3_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(\my_processor|dataA[27]~4_combout ),
	.datad(\my_processor|dataA[28]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~101 .lut_mask = 16'hF5A0;
defparam \my_processor|ALUOper|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \my_processor|data_writeReg[28]~300 (
// Equation(s):
// \my_processor|data_writeReg[28]~300_combout  = (\my_processor|data_writeReg[3]~55_combout  & ((\my_processor|data_writeReg[3]~56_combout ) # ((\my_processor|ALUOper|ShiftLeft0~97_combout )))) # (!\my_processor|data_writeReg[3]~55_combout  & 
// (!\my_processor|data_writeReg[3]~56_combout  & ((\my_processor|ALUOper|ShiftLeft0~101_combout ))))

	.dataa(\my_processor|data_writeReg[3]~55_combout ),
	.datab(\my_processor|data_writeReg[3]~56_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~97_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~300 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[28]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[28]~301 (
// Equation(s):
// \my_processor|data_writeReg[28]~301_combout  = (\my_processor|data_writeReg[28]~300_combout  & (((\my_processor|ALUOper|ShiftLeft0~86_combout )) # (!\my_processor|data_writeReg[3]~56_combout ))) # (!\my_processor|data_writeReg[28]~300_combout  & 
// (\my_processor|data_writeReg[3]~56_combout  & ((\my_processor|ALUOper|ShiftLeft0~93_combout ))))

	.dataa(\my_processor|data_writeReg[28]~300_combout ),
	.datab(\my_processor|data_writeReg[3]~56_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~86_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~301 .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[28]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[28]~302 (
// Equation(s):
// \my_processor|data_writeReg[28]~302_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|aulOper[0]~2_combout ) # (\my_processor|ALUOper|ShiftLeft0~64_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (\my_processor|data_writeReg[28]~301_combout  & (!\my_processor|aulOper[0]~2_combout )))

	.dataa(\my_processor|data_writeReg[28]~301_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~302 .lut_mask = 16'hCEC2;
defparam \my_processor|data_writeReg[28]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[28]~303 (
// Equation(s):
// \my_processor|data_writeReg[28]~303_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|data_writeReg[28]~302_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[28]~302_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~94_combout ))))) # (!\my_processor|aulOper[0]~2_combout  & (((\my_processor|data_writeReg[28]~302_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~94_combout ),
	.datad(\my_processor|data_writeReg[28]~302_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~303 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[28]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add1~56 (
// Equation(s):
// \my_processor|ALUOper|Add1~56_combout  = ((\my_processor|dataB[28]~3_combout  $ (\my_processor|dataA[28]~3_combout  $ (\my_processor|ALUOper|Add1~55 )))) # (GND)
// \my_processor|ALUOper|Add1~57  = CARRY((\my_processor|dataB[28]~3_combout  & (\my_processor|dataA[28]~3_combout  & !\my_processor|ALUOper|Add1~55 )) # (!\my_processor|dataB[28]~3_combout  & ((\my_processor|dataA[28]~3_combout ) # 
// (!\my_processor|ALUOper|Add1~55 ))))

	.dataa(\my_processor|dataB[28]~3_combout ),
	.datab(\my_processor|dataA[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~55 ),
	.combout(\my_processor|ALUOper|Add1~56_combout ),
	.cout(\my_processor|ALUOper|Add1~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~56 .lut_mask = 16'h964D;
defparam \my_processor|ALUOper|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[28]~305 (
// Equation(s):
// \my_processor|data_writeReg[28]~305_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[28]~304_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[28]~304_combout  & 
// (\my_processor|data_writeReg[28]~303_combout )) # (!\my_processor|data_writeReg[28]~304_combout  & ((\my_processor|ALUOper|Add1~56_combout )))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[28]~304_combout ),
	.datac(\my_processor|data_writeReg[28]~303_combout ),
	.datad(\my_processor|ALUOper|Add1~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~305 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[28]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Add0~56 (
// Equation(s):
// \my_processor|ALUOper|Add0~56_combout  = ((\my_processor|dataA[28]~3_combout  $ (\my_processor|dataB[28]~3_combout  $ (!\my_processor|ALUOper|Add0~55 )))) # (GND)
// \my_processor|ALUOper|Add0~57  = CARRY((\my_processor|dataA[28]~3_combout  & ((\my_processor|dataB[28]~3_combout ) # (!\my_processor|ALUOper|Add0~55 ))) # (!\my_processor|dataA[28]~3_combout  & (\my_processor|dataB[28]~3_combout  & 
// !\my_processor|ALUOper|Add0~55 )))

	.dataa(\my_processor|dataA[28]~3_combout ),
	.datab(\my_processor|dataB[28]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~55 ),
	.combout(\my_processor|ALUOper|Add0~56_combout ),
	.cout(\my_processor|ALUOper|Add0~57 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~56 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[28]~332 (
// Equation(s):
// \my_processor|data_writeReg[28]~332_combout  = (\my_processor|data_writeReg[3]~64_combout  & (((\my_processor|ALUOper|Add0~56_combout )))) # (!\my_processor|data_writeReg[3]~64_combout  & ((\my_processor|ALUOper|Decoder0~0_combout  & 
// (\my_processor|data_writeReg[28]~305_combout )) # (!\my_processor|ALUOper|Decoder0~0_combout  & ((\my_processor|ALUOper|Add0~56_combout )))))

	.dataa(\my_processor|data_writeReg[3]~64_combout ),
	.datab(\my_processor|ALUOper|Decoder0~0_combout ),
	.datac(\my_processor|data_writeReg[28]~305_combout ),
	.datad(\my_processor|ALUOper|Add0~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~332_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~332 .lut_mask = 16'hFB40;
defparam \my_processor|data_writeReg[28]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~140 (
// Equation(s):
// \my_regfile|data_readRegA[28]~140_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [28]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [28]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [28]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~140 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[28]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~783 (
// Equation(s):
// \my_regfile|data_readRegA[28]~783_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [28]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [28]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~783_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~783 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[28]~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~142 (
// Equation(s):
// \my_regfile|data_readRegA[28]~142_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [28]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|regWriteCheck_loop[1].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~142 .lut_mask = 16'h3B3F;
defparam \my_regfile|data_readRegA[28]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~141 (
// Equation(s):
// \my_regfile|data_readRegA[28]~141_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [28])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~141 .lut_mask = 16'hF7D5;
defparam \my_regfile|data_readRegA[28]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~143 (
// Equation(s):
// \my_regfile|data_readRegA[28]~143_combout  = (\my_regfile|data_readRegA[28]~140_combout  & (\my_regfile|data_readRegA[28]~783_combout  & (\my_regfile|data_readRegA[28]~142_combout  & \my_regfile|data_readRegA[28]~141_combout )))

	.dataa(\my_regfile|data_readRegA[28]~140_combout ),
	.datab(\my_regfile|data_readRegA[28]~783_combout ),
	.datac(\my_regfile|data_readRegA[28]~142_combout ),
	.datad(\my_regfile|data_readRegA[28]~141_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~143 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~144 (
// Equation(s):
// \my_regfile|data_readRegA[28]~144_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [28]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [28]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [28]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~144 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[28]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~146 (
// Equation(s):
// \my_regfile|data_readRegA[28]~146_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [28] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~146 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~148 (
// Equation(s):
// \my_regfile|data_readRegA[28]~148_combout  = (\my_regfile|bca|bitcheck[16]~73_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [28])) # (!\my_regfile|bca|bitcheck[13]~44_combout ))) # (!\my_regfile|bca|bitcheck[16]~73_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [28]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~148 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~149 (
// Equation(s):
// \my_regfile|data_readRegA[28]~149_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[18].dffei|q [28]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [28]) # (\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~149 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[28]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~147 (
// Equation(s):
// \my_regfile|data_readRegA[28]~147_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [28]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~147 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[28]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~150 (
// Equation(s):
// \my_regfile|data_readRegA[28]~150_combout  = (\my_regfile|data_readRegA[28]~146_combout  & (\my_regfile|data_readRegA[28]~148_combout  & (\my_regfile|data_readRegA[28]~149_combout  & \my_regfile|data_readRegA[28]~147_combout )))

	.dataa(\my_regfile|data_readRegA[28]~146_combout ),
	.datab(\my_regfile|data_readRegA[28]~148_combout ),
	.datac(\my_regfile|data_readRegA[28]~149_combout ),
	.datad(\my_regfile|data_readRegA[28]~147_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~150 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~145 (
// Equation(s):
// \my_regfile|data_readRegA[28]~145_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [28] & ((\my_regfile|bca|bitcheck[8]~69_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [28])))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|bca|bitcheck[8]~69_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~145 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~151 (
// Equation(s):
// \my_regfile|data_readRegA[28]~151_combout  = (\my_regfile|data_readRegA[28]~143_combout  & (\my_regfile|data_readRegA[28]~144_combout  & (\my_regfile|data_readRegA[28]~150_combout  & \my_regfile|data_readRegA[28]~145_combout )))

	.dataa(\my_regfile|data_readRegA[28]~143_combout ),
	.datab(\my_regfile|data_readRegA[28]~144_combout ),
	.datac(\my_regfile|data_readRegA[28]~150_combout ),
	.datad(\my_regfile|data_readRegA[28]~145_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~151 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \my_processor|data[28]~44 (
// Equation(s):
// \my_processor|data[28]~44_combout  = (((\my_regfile|data_readRegA[28]~160_combout  & \my_regfile|data_readRegA[28]~151_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[28]~160_combout ),
	.datad(\my_regfile|data_readRegA[28]~151_combout ),
	.cin(gnd),
	.combout(\my_processor|data[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[28]~44 .lut_mask = 16'hF777;
defparam \my_processor|data[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \my_processor|data[29]~45 (
// Equation(s):
// \my_processor|data[29]~45_combout  = (((\my_regfile|data_readRegA[29]~129_combout  & \my_regfile|data_readRegA[29]~138_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )) # (!\my_processor|checker|isSw~0_combout )

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[29]~129_combout ),
	.datad(\my_regfile|data_readRegA[29]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data[29]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[29]~45 .lut_mask = 16'hF777;
defparam \my_processor|data[29]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[29]~45_combout ,\my_processor|data[28]~44_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[28]~306 (
// Equation(s):
// \my_processor|data_writeReg[28]~306_combout  = (\my_processor|checker|isLw~combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [28])))) # (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[28]~332_combout  & 
// (!\my_processor|data_writeReg[31]~41_combout )))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[28]~332_combout ),
	.datac(\my_processor|data_writeReg[31]~41_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~306 .lut_mask = 16'hAE04;
defparam \my_processor|data_writeReg[28]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[28]~307 (
// Equation(s):
// \my_processor|data_writeReg[28]~307_combout  = (\my_processor|getNPC|Add0~56_combout  & ((\my_processor|checker|isJal~0_combout ) # ((\my_processor|data_writeReg[31]~323_combout  & \my_processor|data_writeReg[28]~306_combout )))) # 
// (!\my_processor|getNPC|Add0~56_combout  & (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[28]~306_combout ))))

	.dataa(\my_processor|getNPC|Add0~56_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|data_writeReg[28]~306_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[28]~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[28]~307 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[28]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[28] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[28]~307_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~156 (
// Equation(s):
// \my_regfile|data_readRegA[28]~156_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [28]) # (\my_regfile|bca|bitcheck[26]~57_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [28]) # ((\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [28]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~156 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[28]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~152 (
// Equation(s):
// \my_regfile|data_readRegA[28]~152_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [28] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~152 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~153 (
// Equation(s):
// \my_regfile|data_readRegA[28]~153_combout  = (\my_regfile|bca|bitcheck[22]~50_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [28])) # (!\my_regfile|bca|bitcheck[21]~77_combout ))) # (!\my_regfile|bca|bitcheck[22]~50_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [28] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [28]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~153 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~154 (
// Equation(s):
// \my_regfile|data_readRegA[28]~154_combout  = (\my_regfile|data_readRegA[28]~152_combout  & \my_regfile|data_readRegA[28]~153_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[28]~152_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[28]~153_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~154 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[28]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~155 (
// Equation(s):
// \my_regfile|data_readRegA[28]~155_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [28] & (((\my_regfile|regWriteCheck_loop[23].dffei|q [28])) # (!\my_regfile|bca|bitcheck[23]~75_combout ))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [28] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [28]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|regWriteCheck_loop[23].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~155 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[28]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~157 (
// Equation(s):
// \my_regfile|data_readRegA[28]~157_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [28] & ((\my_regfile|bca|bitcheck[28]~59_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [28])))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [28] & 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|bca|bitcheck[28]~59_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [28]))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [28]),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [28]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~157 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[28]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~158 (
// Equation(s):
// \my_regfile|data_readRegA[28]~158_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [28])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [28] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [28]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [28]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [28]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~158 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[28]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~159 (
// Equation(s):
// \my_regfile|data_readRegA[28]~159_combout  = (\my_regfile|data_readRegA[28]~157_combout  & (\my_regfile|data_readRegA[28]~158_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [28]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|data_readRegA[28]~157_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [28]),
	.datad(\my_regfile|data_readRegA[28]~158_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~159 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[28]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~160 (
// Equation(s):
// \my_regfile|data_readRegA[28]~160_combout  = (\my_regfile|data_readRegA[28]~156_combout  & (\my_regfile|data_readRegA[28]~154_combout  & (\my_regfile|data_readRegA[28]~155_combout  & \my_regfile|data_readRegA[28]~159_combout )))

	.dataa(\my_regfile|data_readRegA[28]~156_combout ),
	.datab(\my_regfile|data_readRegA[28]~154_combout ),
	.datac(\my_regfile|data_readRegA[28]~155_combout ),
	.datad(\my_regfile|data_readRegA[28]~159_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~160 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[28]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[28]~161 (
// Equation(s):
// \my_regfile|data_readRegA[28]~161_combout  = ((\my_regfile|data_readRegA[28]~160_combout  & \my_regfile|data_readRegA[28]~151_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[28]~160_combout ),
	.datad(\my_regfile|data_readRegA[28]~151_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[28]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[28]~161 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[28]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \my_processor|dataA[28]~3 (
// Equation(s):
// \my_processor|dataA[28]~3_combout  = (\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & ((\my_regfile|data_readRegB[28]~90_combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[28]~161_combout 
// ))))

	.dataa(\my_processor|checker|isI~0_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegA[28]~161_combout ),
	.datad(\my_regfile|data_readRegB[28]~90_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[28]~3 .lut_mask = 16'hD850;
defparam \my_processor|dataA[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add0~58 (
// Equation(s):
// \my_processor|ALUOper|Add0~58_combout  = (\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~2_combout  & (\my_processor|ALUOper|Add0~57  & VCC)) # (!\my_processor|dataA[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )))) # 
// (!\my_processor|dataB[29]~2_combout  & ((\my_processor|dataA[29]~2_combout  & (!\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataA[29]~2_combout  & ((\my_processor|ALUOper|Add0~57 ) # (GND)))))
// \my_processor|ALUOper|Add0~59  = CARRY((\my_processor|dataB[29]~2_combout  & (!\my_processor|dataA[29]~2_combout  & !\my_processor|ALUOper|Add0~57 )) # (!\my_processor|dataB[29]~2_combout  & ((!\my_processor|ALUOper|Add0~57 ) # 
// (!\my_processor|dataA[29]~2_combout ))))

	.dataa(\my_processor|dataB[29]~2_combout ),
	.datab(\my_processor|dataA[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~57 ),
	.combout(\my_processor|ALUOper|Add0~58_combout ),
	.cout(\my_processor|ALUOper|Add0~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[29]~308 (
// Equation(s):
// \my_processor|data_writeReg[29]~308_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[29]~2_combout ) # (\my_processor|dataA[29]~2_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[29]~2_combout 
//  & \my_processor|dataA[29]~2_combout ))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[29]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~308 .lut_mask = 16'hEE88;
defparam \my_processor|data_writeReg[29]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|Add1~58 (
// Equation(s):
// \my_processor|ALUOper|Add1~58_combout  = (\my_processor|dataA[29]~2_combout  & ((\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataB[29]~2_combout  & (\my_processor|ALUOper|Add1~57  & VCC)))) # 
// (!\my_processor|dataA[29]~2_combout  & ((\my_processor|dataB[29]~2_combout  & ((\my_processor|ALUOper|Add1~57 ) # (GND))) # (!\my_processor|dataB[29]~2_combout  & (!\my_processor|ALUOper|Add1~57 ))))
// \my_processor|ALUOper|Add1~59  = CARRY((\my_processor|dataA[29]~2_combout  & (\my_processor|dataB[29]~2_combout  & !\my_processor|ALUOper|Add1~57 )) # (!\my_processor|dataA[29]~2_combout  & ((\my_processor|dataB[29]~2_combout ) # 
// (!\my_processor|ALUOper|Add1~57 ))))

	.dataa(\my_processor|dataA[29]~2_combout ),
	.datab(\my_processor|dataB[29]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~57 ),
	.combout(\my_processor|ALUOper|Add1~58_combout ),
	.cout(\my_processor|ALUOper|Add1~59 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~58 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~22 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[28]~3_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[29]~2_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[28]~3_combout ),
	.datad(\my_processor|dataA[29]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~22 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \my_processor|data_writeReg[29]~309 (
// Equation(s):
// \my_processor|data_writeReg[29]~309_combout  = (\my_processor|data_writeReg[3]~56_combout  & (((\my_processor|data_writeReg[3]~55_combout ) # (\my_processor|ALUOper|ShiftLeft0~95_combout )))) # (!\my_processor|data_writeReg[3]~56_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~22_combout  & (!\my_processor|data_writeReg[3]~55_combout )))

	.dataa(\my_processor|data_writeReg[3]~56_combout ),
	.datab(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.datac(\my_processor|data_writeReg[3]~55_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~309 .lut_mask = 16'hAEA4;
defparam \my_processor|data_writeReg[29]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~310 (
// Equation(s):
// \my_processor|data_writeReg[29]~310_combout  = (\my_processor|data_writeReg[3]~55_combout  & ((\my_processor|data_writeReg[29]~309_combout  & ((\my_processor|ALUOper|ShiftLeft0~89_combout ))) # (!\my_processor|data_writeReg[29]~309_combout  & 
// (\my_processor|ALUOper|ShiftLeft0~20_combout )))) # (!\my_processor|data_writeReg[3]~55_combout  & (((\my_processor|data_writeReg[29]~309_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~20_combout ),
	.datab(\my_processor|data_writeReg[3]~55_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~89_combout ),
	.datad(\my_processor|data_writeReg[29]~309_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~310 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[29]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \my_processor|data_writeReg[29]~311 (
// Equation(s):
// \my_processor|data_writeReg[29]~311_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|aulOper[0]~2_combout ) # ((\my_processor|ALUOper|ShiftLeft0~68_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (!\my_processor|aulOper[0]~2_combout  & (\my_processor|data_writeReg[29]~310_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|data_writeReg[29]~310_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~311 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[29]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[29]~312 (
// Equation(s):
// \my_processor|data_writeReg[29]~312_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|data_writeReg[29]~311_combout  & (\my_processor|dataA[31]~0_combout )) # (!\my_processor|data_writeReg[29]~311_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~95_combout ))))) # (!\my_processor|aulOper[0]~2_combout  & (((\my_processor|data_writeReg[29]~311_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~95_combout ),
	.datad(\my_processor|data_writeReg[29]~311_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~312 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[29]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \my_processor|data_writeReg[29]~313 (
// Equation(s):
// \my_processor|data_writeReg[29]~313_combout  = (\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|data_writeReg[29]~312_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|Add1~58_combout ))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add1~58_combout ),
	.datad(\my_processor|data_writeReg[29]~312_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~313 .lut_mask = 16'hFA50;
defparam \my_processor|data_writeReg[29]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[29]~314 (
// Equation(s):
// \my_processor|data_writeReg[29]~314_combout  = ((\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[29]~308_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[29]~313_combout )))) # 
// (!\my_processor|data_writeReg[3]~79_combout )

	.dataa(\my_processor|data_writeReg[29]~308_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|data_writeReg[3]~79_combout ),
	.datad(\my_processor|data_writeReg[29]~313_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~314 .lut_mask = 16'hBF8F;
defparam \my_processor|data_writeReg[29]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[29]~315 (
// Equation(s):
// \my_processor|data_writeReg[29]~315_combout  = (!\my_processor|data_writeReg[31]~41_combout  & (\my_processor|data_writeReg[29]~314_combout  & ((\my_processor|data_writeReg[3]~79_combout ) # (\my_processor|ALUOper|Add0~58_combout ))))

	.dataa(\my_processor|data_writeReg[31]~41_combout ),
	.datab(\my_processor|data_writeReg[3]~79_combout ),
	.datac(\my_processor|ALUOper|Add0~58_combout ),
	.datad(\my_processor|data_writeReg[29]~314_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~315 .lut_mask = 16'h5400;
defparam \my_processor|data_writeReg[29]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[29]~316 (
// Equation(s):
// \my_processor|data_writeReg[29]~316_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isLw~combout ) # (\my_processor|data_writeReg[29]~315_combout )))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~315_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~316 .lut_mask = 16'hAA88;
defparam \my_processor|data_writeReg[29]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \my_processor|data_writeReg[29]~317 (
// Equation(s):
// \my_processor|data_writeReg[29]~317_combout  = (\my_processor|data_writeReg[29]~333_combout ) # ((\my_processor|data_writeReg[29]~316_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [29]) # (!\my_processor|checker|isLw~combout ))))

	.dataa(\my_processor|data_writeReg[29]~333_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[29]~316_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[29]~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[29]~317 .lut_mask = 16'hFABA;
defparam \my_processor|data_writeReg[29]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout  = \my_processor|data_writeReg[29]~317_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[29]~317_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~61 (
// Equation(s):
// \my_regfile|data_readRegB[29]~61_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[17].dffei|q [29])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [29]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~61 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~62 (
// Equation(s):
// \my_regfile|data_readRegB[29]~62_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[29]~61_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [29]))) # (!\my_regfile|data_readRegB[29]~61_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [29])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[29]~61_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [29]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[29]~61_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~62 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~63 (
// Equation(s):
// \my_regfile|data_readRegB[29]~63_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[12].dffei|q [29])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [29])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[12].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~63 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~64 (
// Equation(s):
// \my_regfile|data_readRegB[29]~64_combout  = (\my_regfile|data_readRegB[29]~63_combout  & (((\my_regfile|regWriteCheck_loop[28].dffei|q [29]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[29]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [29] & ((\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~64 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~65 (
// Equation(s):
// \my_regfile|data_readRegB[29]~65_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[29]~64_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [29]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[29]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~65 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~66 (
// Equation(s):
// \my_regfile|data_readRegB[29]~66_combout  = (\my_regfile|data_readRegB[29]~65_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [29]) # (!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[29]~65_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [29] & ((\my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~65_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~66 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[29]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~67 (
// Equation(s):
// \my_regfile|data_readRegB[29]~67_combout  = (\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[31]~651_combout )) # (!\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout  & 
// (\my_regfile|data_readRegB[29]~62_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[29]~66_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[29]~62_combout ),
	.datad(\my_regfile|data_readRegB[29]~66_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~67 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~68 (
// Equation(s):
// \my_regfile|data_readRegB[29]~68_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout ) # ((\my_regfile|regWriteCheck_loop[13].dffei|q [29])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [29])))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~68 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~69 (
// Equation(s):
// \my_regfile|data_readRegB[29]~69_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[29]~68_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [29])) # (!\my_regfile|data_readRegB[29]~68_combout  & 
// ((\my_regfile|regWriteCheck_loop[21].dffei|q [29]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[29]~68_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [29]),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [29]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[29]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~69 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~51 (
// Equation(s):
// \my_regfile|data_readRegB[29]~51_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [29]) # (\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [29] & ((!\my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~51 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~52 (
// Equation(s):
// \my_regfile|data_readRegB[29]~52_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[29]~51_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [29])) # (!\my_regfile|data_readRegB[29]~51_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [29]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[29]~51_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [29]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[29]~51_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~52 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[29]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~58 (
// Equation(s):
// \my_regfile|data_readRegB[29]~58_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [29]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [29]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~58 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~59 (
// Equation(s):
// \my_regfile|data_readRegB[29]~59_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[29]~58_combout  & (\my_regfile|regWriteCheck_loop[31].dffei|q [29])) # (!\my_regfile|data_readRegB[29]~58_combout  & 
// ((\my_regfile|regWriteCheck_loop[27].dffei|q [29]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[29]~58_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [29]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[29]~58_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~59 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~53 (
// Equation(s):
// \my_regfile|data_readRegB[29]~53_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout ) # ((\my_regfile|regWriteCheck_loop[11].dffei|q [29])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [29]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [29]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [29]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~53 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[29]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~54 (
// Equation(s):
// \my_regfile|data_readRegB[29]~54_combout  = (\my_regfile|data_readRegB[29]~53_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [29]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[29]~53_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [29] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~53_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [29]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~54 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~55 (
// Equation(s):
// \my_regfile|data_readRegB[29]~55_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[3].dffei|q [29]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [29]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [29]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [29]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~55 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~56 (
// Equation(s):
// \my_regfile|data_readRegB[29]~56_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[29]~55_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [29])) # (!\my_regfile|data_readRegB[29]~55_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [29]))))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[29]~55_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [29]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [29]),
	.datad(\my_regfile|data_readRegB[29]~55_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~56 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~57 (
// Equation(s):
// \my_regfile|data_readRegB[29]~57_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[29]~54_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[29]~56_combout )))))

	.dataa(\my_regfile|data_readRegB[29]~54_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[29]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~57 .lut_mask = 16'hE3E0;
defparam \my_regfile|data_readRegB[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~60 (
// Equation(s):
// \my_regfile|data_readRegB[29]~60_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[29]~57_combout  & ((\my_regfile|data_readRegB[29]~59_combout ))) # (!\my_regfile|data_readRegB[29]~57_combout  & 
// (\my_regfile|data_readRegB[29]~52_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[29]~57_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[29]~52_combout ),
	.datac(\my_regfile|data_readRegB[29]~59_combout ),
	.datad(\my_regfile|data_readRegB[29]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~60 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[29]~70 (
// Equation(s):
// \my_regfile|data_readRegB[29]~70_combout  = (\my_regfile|data_readRegB[29]~67_combout  & ((\my_regfile|data_readRegB[29]~69_combout ) # ((!\my_regfile|data_readRegB[31]~16_combout )))) # (!\my_regfile|data_readRegB[29]~67_combout  & 
// (((\my_regfile|data_readRegB[31]~16_combout  & \my_regfile|data_readRegB[29]~60_combout ))))

	.dataa(\my_regfile|data_readRegB[29]~67_combout ),
	.datab(\my_regfile|data_readRegB[29]~69_combout ),
	.datac(\my_regfile|data_readRegB[31]~16_combout ),
	.datad(\my_regfile|data_readRegB[29]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[29]~70 .lut_mask = 16'hDA8A;
defparam \my_regfile|data_readRegB[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneive_lcell_comb \my_processor|dataB[29]~2 (
// Equation(s):
// \my_processor|dataB[29]~2_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [16])) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegB[29]~70_combout  & 
// \my_processor|checker|isBex~combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegB[29]~70_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[29]~2 .lut_mask = 16'hB888;
defparam \my_processor|dataB[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add0~60 (
// Equation(s):
// \my_processor|ALUOper|Add0~60_combout  = ((\my_processor|dataA[30]~1_combout  $ (\my_processor|dataB[30]~1_combout  $ (!\my_processor|ALUOper|Add0~59 )))) # (GND)
// \my_processor|ALUOper|Add0~61  = CARRY((\my_processor|dataA[30]~1_combout  & ((\my_processor|dataB[30]~1_combout ) # (!\my_processor|ALUOper|Add0~59 ))) # (!\my_processor|dataA[30]~1_combout  & (\my_processor|dataB[30]~1_combout  & 
// !\my_processor|ALUOper|Add0~59 )))

	.dataa(\my_processor|dataA[30]~1_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~59 ),
	.combout(\my_processor|ALUOper|Add0~60_combout ),
	.cout(\my_processor|ALUOper|Add0~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|ALUOper|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~102 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~102_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[29]~2_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [7] & ((\my_processor|dataA[30]~1_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[29]~2_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[30]~1_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~102 .lut_mask = 16'h0D08;
defparam \my_processor|ALUOper|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~103 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~103_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftLeft0~102_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// \my_processor|ALUOper|ShiftLeft0~101_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|ALUOper|ShiftLeft0~102_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|ALUOper|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~103 .lut_mask = 16'h5444;
defparam \my_processor|ALUOper|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~104 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~104_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~103_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// \my_processor|ALUOper|ShiftLeft0~98_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~103_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~104 .lut_mask = 16'h3230;
defparam \my_processor|ALUOper|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~105 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~105_combout  = (\my_processor|ALUOper|ShiftLeft0~104_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~91_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~91_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~105 .lut_mask = 16'hFFC0;
defparam \my_processor|ALUOper|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~0 (
// Equation(s):
// \my_processor|ALUOper|Selector1~0_combout  = (\my_processor|aulOper[0]~2_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[0]~2_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// ((\my_processor|ALUOper|ShiftLeft0~72_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|ALUOper|ShiftLeft0~105_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|ALUOper|ShiftLeft0~105_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~0 .lut_mask = 16'hDC98;
defparam \my_processor|ALUOper|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~1 (
// Equation(s):
// \my_processor|ALUOper|Selector1~1_combout  = (\my_processor|ALUOper|Selector1~0_combout  & ((\my_processor|dataA[31]~0_combout ) # ((!\my_processor|aulOper[0]~2_combout )))) # (!\my_processor|ALUOper|Selector1~0_combout  & 
// (((\my_processor|aulOper[0]~2_combout  & \my_processor|ALUOper|ShiftRight0~96_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|ALUOper|Selector1~0_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~1 .lut_mask = 16'hBC8C;
defparam \my_processor|ALUOper|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \my_processor|ALUOper|Add1~60 (
// Equation(s):
// \my_processor|ALUOper|Add1~60_combout  = ((\my_processor|dataA[30]~1_combout  $ (\my_processor|dataB[30]~1_combout  $ (\my_processor|ALUOper|Add1~59 )))) # (GND)
// \my_processor|ALUOper|Add1~61  = CARRY((\my_processor|dataA[30]~1_combout  & ((!\my_processor|ALUOper|Add1~59 ) # (!\my_processor|dataB[30]~1_combout ))) # (!\my_processor|dataA[30]~1_combout  & (!\my_processor|dataB[30]~1_combout  & 
// !\my_processor|ALUOper|Add1~59 )))

	.dataa(\my_processor|dataA[30]~1_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~59 ),
	.combout(\my_processor|ALUOper|Add1~60_combout ),
	.cout(\my_processor|ALUOper|Add1~61 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~60 .lut_mask = 16'h962B;
defparam \my_processor|ALUOper|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \my_processor|ALUOper|Selector1~2 (
// Equation(s):
// \my_processor|ALUOper|Selector1~2_combout  = (\my_processor|aulOper[0]~2_combout  & (((\my_processor|ALUOper|Add1~60_combout ) # (\my_processor|aulOper[1]~3_combout )))) # (!\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|Add0~60_combout  & 
// ((!\my_processor|aulOper[1]~3_combout ))))

	.dataa(\my_processor|ALUOper|Add0~60_combout ),
	.datab(\my_processor|ALUOper|Add1~60_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_processor|aulOper[1]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector1~2 .lut_mask = 16'hF0CA;
defparam \my_processor|ALUOper|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[30]~318 (
// Equation(s):
// \my_processor|data_writeReg[30]~318_combout  = (\my_processor|dataA[30]~1_combout  & ((\my_processor|ALUOper|Selector1~2_combout ) # ((\my_processor|aulOper[1]~3_combout  & \my_processor|dataB[30]~1_combout )))) # (!\my_processor|dataA[30]~1_combout  & 
// (\my_processor|ALUOper|Selector1~2_combout  & ((\my_processor|dataB[30]~1_combout ) # (!\my_processor|aulOper[1]~3_combout ))))

	.dataa(\my_processor|dataA[30]~1_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|dataB[30]~1_combout ),
	.datad(\my_processor|ALUOper|Selector1~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~318 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[30]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[30]~319 (
// Equation(s):
// \my_processor|data_writeReg[30]~319_combout  = (\my_processor|aulOper[2]~4_combout  & (!\my_processor|aulOper[1]~3_combout  & (\my_processor|ALUOper|Selector1~1_combout ))) # (!\my_processor|aulOper[2]~4_combout  & 
// (((\my_processor|data_writeReg[30]~318_combout ))))

	.dataa(\my_processor|aulOper[2]~4_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|ALUOper|Selector1~1_combout ),
	.datad(\my_processor|data_writeReg[30]~318_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~319 .lut_mask = 16'h7520;
defparam \my_processor|data_writeReg[30]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \my_processor|data_writeReg[30]~320 (
// Equation(s):
// \my_processor|data_writeReg[30]~320_combout  = (\my_processor|ALUOper|Add0~60_combout  & ((\my_processor|data_writeReg[30]~30_combout ) # ((!\my_processor|ALUOper|Selector31~0_combout  & \my_processor|data_writeReg[30]~319_combout )))) # 
// (!\my_processor|ALUOper|Add0~60_combout  & (!\my_processor|ALUOper|Selector31~0_combout  & ((\my_processor|data_writeReg[30]~319_combout ))))

	.dataa(\my_processor|ALUOper|Add0~60_combout ),
	.datab(\my_processor|ALUOper|Selector31~0_combout ),
	.datac(\my_processor|data_writeReg[30]~30_combout ),
	.datad(\my_processor|data_writeReg[30]~319_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~320 .lut_mask = 16'hB3A0;
defparam \my_processor|data_writeReg[30]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \my_processor|data[30]~58 (
// Equation(s):
// \my_processor|data[30]~58_combout  = (((\my_regfile|data_readRegA[30]~117_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_processor|checker|isJr~4_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[30]~117_combout ),
	.cin(gnd),
	.combout(\my_processor|data[30]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[30]~58 .lut_mask = 16'hFF7F;
defparam \my_processor|data[30]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~322_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[5].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N21
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~69 (
// Equation(s):
// \my_regfile|data_readRegA[31]~69_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & (((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~69 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~780 (
// Equation(s):
// \my_regfile|data_readRegA[31]~780_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [31]) # (\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~780_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~780 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[31]~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N15
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~65 (
// Equation(s):
// \my_regfile|data_readRegA[31]~65_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [31]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [31]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~65 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~66 (
// Equation(s):
// \my_regfile|data_readRegA[31]~66_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~66 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N25
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~64 (
// Equation(s):
// \my_regfile|data_readRegA[31]~64_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [31])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~64 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~67 (
// Equation(s):
// \my_regfile|data_readRegA[31]~67_combout  = (\my_regfile|data_readRegA[31]~780_combout  & (\my_regfile|data_readRegA[31]~65_combout  & (\my_regfile|data_readRegA[31]~66_combout  & \my_regfile|data_readRegA[31]~64_combout )))

	.dataa(\my_regfile|data_readRegA[31]~780_combout ),
	.datab(\my_regfile|data_readRegA[31]~65_combout ),
	.datac(\my_regfile|data_readRegA[31]~66_combout ),
	.datad(\my_regfile|data_readRegA[31]~64_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~67 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[4].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[3].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~68 (
// Equation(s):
// \my_regfile|data_readRegA[31]~68_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]) # ((!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [31] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [31]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~68 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~70 (
// Equation(s):
// \my_regfile|data_readRegA[31]~70_combout  = (\my_regfile|data_readRegA[31]~69_combout  & (\my_regfile|data_readRegA[31]~67_combout  & \my_regfile|data_readRegA[31]~68_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[31]~69_combout ),
	.datac(\my_regfile|data_readRegA[31]~67_combout ),
	.datad(\my_regfile|data_readRegA[31]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~70 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~322_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N1
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N21
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~74 (
// Equation(s):
// \my_regfile|data_readRegA[31]~74_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [31]) # ((\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~74 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N5
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N9
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[16].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~73 (
// Equation(s):
// \my_regfile|data_readRegA[31]~73_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # ((\my_regfile|bca|bitcheck[16]~73_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [31]) # (\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~73 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[9].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~71 (
// Equation(s):
// \my_regfile|data_readRegA[31]~71_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [31] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~71 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~72 (
// Equation(s):
// \my_regfile|data_readRegA[31]~72_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~72 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~75 (
// Equation(s):
// \my_regfile|data_readRegA[31]~75_combout  = (\my_regfile|data_readRegA[31]~74_combout  & (\my_regfile|data_readRegA[31]~73_combout  & (\my_regfile|data_readRegA[31]~71_combout  & \my_regfile|data_readRegA[31]~72_combout )))

	.dataa(\my_regfile|data_readRegA[31]~74_combout ),
	.datab(\my_regfile|data_readRegA[31]~73_combout ),
	.datac(\my_regfile|data_readRegA[31]~71_combout ),
	.datad(\my_regfile|data_readRegA[31]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~75 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~322_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N13
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~79 (
// Equation(s):
// \my_regfile|data_readRegA[31]~79_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [31]) # (\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~79 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N19
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~80 (
// Equation(s):
// \my_regfile|data_readRegA[31]~80_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [31] & ((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [31])))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|bca|bitcheck[26]~57_combout ) # ((\my_regfile|regWriteCheck_loop[26].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~80 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~77 (
// Equation(s):
// \my_regfile|data_readRegA[31]~77_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # (((\my_regfile|regWriteCheck_loop[21].dffei|q [31]) # (!\my_regfile|bca|bitcheck[21]~46_combout )) # (!\my_processor|ctrl_readRegA[0]~0_combout ))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~77 .lut_mask = 16'hFBFF;
defparam \my_regfile|data_readRegA[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~76 (
// Equation(s):
// \my_regfile|data_readRegA[31]~76_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [31] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [31]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [31] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [31]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~76 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~78 (
// Equation(s):
// \my_regfile|data_readRegA[31]~78_combout  = (\my_regfile|data_readRegA[31]~77_combout  & (\my_regfile|data_readRegA[31]~76_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datac(\my_regfile|data_readRegA[31]~77_combout ),
	.datad(\my_regfile|data_readRegA[31]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~78 .lut_mask = 16'hE000;
defparam \my_regfile|data_readRegA[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg[31]~322_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg[31]~322_combout ),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N27
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[28].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~81 (
// Equation(s):
// \my_regfile|data_readRegA[31]~81_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [31] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # ((!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [31] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [31]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datac(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~81 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder_combout  = \my_processor|data_writeReg[31]~322_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[31]~322_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N3
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[31].dffei|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~82 (
// Equation(s):
// \my_regfile|data_readRegA[31]~82_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [31])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [31] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [31]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~82 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~83 (
// Equation(s):
// \my_regfile|data_readRegA[31]~83_combout  = (\my_regfile|data_readRegA[31]~81_combout  & (\my_regfile|data_readRegA[31]~82_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[31]~81_combout ),
	.datad(\my_regfile|data_readRegA[31]~82_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~83 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~84 (
// Equation(s):
// \my_regfile|data_readRegA[31]~84_combout  = (\my_regfile|data_readRegA[31]~79_combout  & (\my_regfile|data_readRegA[31]~80_combout  & (\my_regfile|data_readRegA[31]~78_combout  & \my_regfile|data_readRegA[31]~83_combout )))

	.dataa(\my_regfile|data_readRegA[31]~79_combout ),
	.datab(\my_regfile|data_readRegA[31]~80_combout ),
	.datac(\my_regfile|data_readRegA[31]~78_combout ),
	.datad(\my_regfile|data_readRegA[31]~83_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~84 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[31]~95 (
// Equation(s):
// \my_regfile|data_readRegA[31]~95_combout  = ((\my_regfile|data_readRegA[31]~70_combout  & (\my_regfile|data_readRegA[31]~75_combout  & \my_regfile|data_readRegA[31]~84_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[31]~70_combout ),
	.datac(\my_regfile|data_readRegA[31]~75_combout ),
	.datad(\my_regfile|data_readRegA[31]~84_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[31]~95 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[31]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \my_processor|data[31]~59 (
// Equation(s):
// \my_processor|data[31]~59_combout  = (((\my_regfile|data_readRegA[31]~95_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[31]~95_combout ),
	.cin(gnd),
	.combout(\my_processor|data[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[31]~59 .lut_mask = 16'hFF7F;
defparam \my_processor|data[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[31]~59_combout ,\my_processor|data[30]~58_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[30]~335 (
// Equation(s):
// \my_processor|data_writeReg[30]~335_combout  = (\my_processor|data_writeReg[27]~296_combout  & ((\my_processor|data_writeReg[30]~320_combout ) # ((\my_processor|checker|isLw~combout  & \my_dmem|altsyncram_component|auto_generated|q_a [30])))) # 
// (!\my_processor|data_writeReg[27]~296_combout  & (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\my_processor|data_writeReg[27]~296_combout ),
	.datab(\my_processor|checker|isLw~combout ),
	.datac(\my_processor|data_writeReg[30]~320_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~335_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~335 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[30]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \my_processor|data_writeReg[30]~336 (
// Equation(s):
// \my_processor|data_writeReg[30]~336_combout  = (\my_processor|checker|isJal~0_combout  & ((\my_processor|getNPC|Add0~60_combout ) # ((\my_processor|data_writeReg[31]~323_combout  & \my_processor|data_writeReg[30]~335_combout )))) # 
// (!\my_processor|checker|isJal~0_combout  & (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[30]~335_combout ))))

	.dataa(\my_processor|checker|isJal~0_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|getNPC|Add0~60_combout ),
	.datad(\my_processor|data_writeReg[30]~335_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[30]~336_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[30]~336 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[30]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[30]~336_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~109 (
// Equation(s):
// \my_regfile|data_readRegA[30]~109_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [30]) # (!\my_processor|ctrl_readRegA[0]~0_combout ))) # (!\my_regfile|bca|bitcheck[21]~46_combout )

	.dataa(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~109 .lut_mask = 16'hFFDF;
defparam \my_regfile|data_readRegA[30]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~108 (
// Equation(s):
// \my_regfile|data_readRegA[30]~108_combout  = (\my_regfile|bca|bitcheck[20]~47_combout  & (((\my_regfile|regWriteCheck_loop[19].dffei|q [30])) # (!\my_regfile|bca|bitcheck[19]~48_combout ))) # (!\my_regfile|bca|bitcheck[20]~47_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[19].dffei|q [30]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~108 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~110 (
// Equation(s):
// \my_regfile|data_readRegA[30]~110_combout  = (\my_regfile|data_readRegA[30]~109_combout  & (\my_regfile|data_readRegA[30]~108_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [30]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[22].dffei|q [30]),
	.datab(\my_regfile|data_readRegA[30]~109_combout ),
	.datac(\my_regfile|data_readRegA[30]~108_combout ),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~110 .lut_mask = 16'hC080;
defparam \my_regfile|data_readRegA[30]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~111 (
// Equation(s):
// \my_regfile|data_readRegA[30]~111_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [30]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [30]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~111 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[30]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~112 (
// Equation(s):
// \my_regfile|data_readRegA[30]~112_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [30] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [30])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [30] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [30]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~112 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[30]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~114 (
// Equation(s):
// \my_regfile|data_readRegA[30]~114_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [30])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [30] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~114 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[30]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~113 (
// Equation(s):
// \my_regfile|data_readRegA[30]~113_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [30] & ((\my_regfile|bca|bitcheck[28]~59_combout ) # (\my_regfile|regWriteCheck_loop[28].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|bca|bitcheck[28]~59_combout ) # ((\my_regfile|regWriteCheck_loop[28].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[27].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~113 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~115 (
// Equation(s):
// \my_regfile|data_readRegA[30]~115_combout  = (\my_regfile|data_readRegA[30]~114_combout  & (\my_regfile|data_readRegA[30]~113_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [30]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [30]),
	.datab(\my_regfile|data_readRegA[30]~114_combout ),
	.datac(\my_regfile|data_readRegA[30]~113_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~115 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[30]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~116 (
// Equation(s):
// \my_regfile|data_readRegA[30]~116_combout  = (\my_regfile|data_readRegA[30]~111_combout  & (\my_regfile|data_readRegA[30]~112_combout  & \my_regfile|data_readRegA[30]~115_combout ))

	.dataa(\my_regfile|data_readRegA[30]~111_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[30]~112_combout ),
	.datad(\my_regfile|data_readRegA[30]~115_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~116 .lut_mask = 16'hA000;
defparam \my_regfile|data_readRegA[30]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~101 (
// Equation(s):
// \my_regfile|data_readRegA[30]~101_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[8].dffei|q [30]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [30]) # ((\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|regWriteCheck_loop[8].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~101 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~781 (
// Equation(s):
// \my_regfile|data_readRegA[30]~781_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [30]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~781_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~781 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[30]~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~96 (
// Equation(s):
// \my_regfile|data_readRegA[30]~96_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [30]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [30]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [30]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~96 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~98 (
// Equation(s):
// \my_regfile|data_readRegA[30]~98_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [30]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~98 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~97 (
// Equation(s):
// \my_regfile|data_readRegA[30]~97_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [30])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[15]~30_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~97 .lut_mask = 16'hF7B3;
defparam \my_regfile|data_readRegA[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~99 (
// Equation(s):
// \my_regfile|data_readRegA[30]~99_combout  = (\my_regfile|data_readRegA[30]~781_combout  & (\my_regfile|data_readRegA[30]~96_combout  & (\my_regfile|data_readRegA[30]~98_combout  & \my_regfile|data_readRegA[30]~97_combout )))

	.dataa(\my_regfile|data_readRegA[30]~781_combout ),
	.datab(\my_regfile|data_readRegA[30]~96_combout ),
	.datac(\my_regfile|data_readRegA[30]~98_combout ),
	.datad(\my_regfile|data_readRegA[30]~97_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~99 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~100 (
// Equation(s):
// \my_regfile|data_readRegA[30]~100_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [30] & ((\my_regfile|bca|bitcheck[4]~68_combout ) # (\my_regfile|regWriteCheck_loop[4].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|bca|bitcheck[4]~68_combout ) # ((\my_regfile|regWriteCheck_loop[4].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[4].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~100 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~105 (
// Equation(s):
// \my_regfile|data_readRegA[30]~105_combout  = (\my_regfile|regWriteCheck_loop[17].dffei|q [30] & ((\my_regfile|bca|bitcheck[18]~45_combout ) # ((\my_regfile|regWriteCheck_loop[18].dffei|q [30])))) # (!\my_regfile|regWriteCheck_loop[17].dffei|q [30] & 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|bca|bitcheck[18]~45_combout ) # (\my_regfile|regWriteCheck_loop[18].dffei|q [30]))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [30]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [30]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~105 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[30]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~102 (
// Equation(s):
// \my_regfile|data_readRegA[30]~102_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [30] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [30])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [30]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~102 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~104 (
// Equation(s):
// \my_regfile|data_readRegA[30]~104_combout  = (\my_regfile|bca|bitcheck[16]~73_combout  & (((\my_regfile|regWriteCheck_loop[13].dffei|q [30])) # (!\my_regfile|bca|bitcheck[13]~44_combout ))) # (!\my_regfile|bca|bitcheck[16]~73_combout  & 
// (\my_regfile|regWriteCheck_loop[16].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [30]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datab(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~104 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~103 (
// Equation(s):
// \my_regfile|data_readRegA[30]~103_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [30])) # (!\my_regfile|bca|bitcheck[11]~42_combout ))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [30] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [30]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datac(\my_regfile|regWriteCheck_loop[12].dffei|q [30]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [30]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~103 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~106 (
// Equation(s):
// \my_regfile|data_readRegA[30]~106_combout  = (\my_regfile|data_readRegA[30]~105_combout  & (\my_regfile|data_readRegA[30]~102_combout  & (\my_regfile|data_readRegA[30]~104_combout  & \my_regfile|data_readRegA[30]~103_combout )))

	.dataa(\my_regfile|data_readRegA[30]~105_combout ),
	.datab(\my_regfile|data_readRegA[30]~102_combout ),
	.datac(\my_regfile|data_readRegA[30]~104_combout ),
	.datad(\my_regfile|data_readRegA[30]~103_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~106 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~107 (
// Equation(s):
// \my_regfile|data_readRegA[30]~107_combout  = (\my_regfile|data_readRegA[30]~101_combout  & (\my_regfile|data_readRegA[30]~99_combout  & (\my_regfile|data_readRegA[30]~100_combout  & \my_regfile|data_readRegA[30]~106_combout )))

	.dataa(\my_regfile|data_readRegA[30]~101_combout ),
	.datab(\my_regfile|data_readRegA[30]~99_combout ),
	.datac(\my_regfile|data_readRegA[30]~100_combout ),
	.datad(\my_regfile|data_readRegA[30]~106_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~107 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[30]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[30]~117 (
// Equation(s):
// \my_regfile|data_readRegA[30]~117_combout  = ((\my_regfile|data_readRegA[30]~110_combout  & (\my_regfile|data_readRegA[30]~116_combout  & \my_regfile|data_readRegA[30]~107_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[30]~110_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[30]~116_combout ),
	.datad(\my_regfile|data_readRegA[30]~107_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[30]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[30]~117 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[30]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \my_processor|dataA[30]~1 (
// Equation(s):
// \my_processor|dataA[30]~1_combout  = (\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & \my_regfile|data_readRegB[30]~50_combout )))) # (!\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegA[30]~117_combout ))

	.dataa(\my_regfile|data_readRegA[30]~117_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[30]~50_combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[30]~1 .lut_mask = 16'hCA0A;
defparam \my_processor|dataA[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add0~62 (
// Equation(s):
// \my_processor|ALUOper|Add0~62_combout  = (\my_processor|dataA[31]~0_combout  & ((\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add0~61  & VCC)) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )))) # 
// (!\my_processor|dataA[31]~0_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add0~61 ) # (GND)))))
// \my_processor|ALUOper|Add0~63  = CARRY((\my_processor|dataA[31]~0_combout  & (!\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add0~61 )) # (!\my_processor|dataA[31]~0_combout  & ((!\my_processor|ALUOper|Add0~61 ) # 
// (!\my_processor|dataB[31]~0_combout ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add0~61 ),
	.combout(\my_processor|ALUOper|Add0~62_combout ),
	.cout(\my_processor|ALUOper|Add0~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~62 .lut_mask = 16'h9617;
defparam \my_processor|ALUOper|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add0~64 (
// Equation(s):
// \my_processor|ALUOper|Add0~64_combout  = \my_processor|dataA[31]~0_combout  $ (\my_processor|ALUOper|Add0~63  $ (!\my_processor|dataB[31]~0_combout ))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|dataB[31]~0_combout ),
	.cin(\my_processor|ALUOper|Add0~63 ),
	.combout(\my_processor|ALUOper|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add0~64 .lut_mask = 16'h5AA5;
defparam \my_processor|ALUOper|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Decoder0~1 (
// Equation(s):
// \my_processor|ALUOper|Decoder0~1_combout  = (\my_processor|aulOper[0]~2_combout  & (!\my_processor|aulOper[1]~3_combout  & (!\my_processor|aulOper[2]~4_combout  & \my_processor|ALUOper|Decoder0~0_combout )))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|aulOper[2]~4_combout ),
	.datad(\my_processor|ALUOper|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Decoder0~1 .lut_mask = 16'h0200;
defparam \my_processor|ALUOper|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|Add1~62 (
// Equation(s):
// \my_processor|ALUOper|Add1~62_combout  = (\my_processor|dataA[31]~0_combout  & ((\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataB[31]~0_combout  & (\my_processor|ALUOper|Add1~61  & VCC)))) # 
// (!\my_processor|dataA[31]~0_combout  & ((\my_processor|dataB[31]~0_combout  & ((\my_processor|ALUOper|Add1~61 ) # (GND))) # (!\my_processor|dataB[31]~0_combout  & (!\my_processor|ALUOper|Add1~61 ))))
// \my_processor|ALUOper|Add1~63  = CARRY((\my_processor|dataA[31]~0_combout  & (\my_processor|dataB[31]~0_combout  & !\my_processor|ALUOper|Add1~61 )) # (!\my_processor|dataA[31]~0_combout  & ((\my_processor|dataB[31]~0_combout ) # 
// (!\my_processor|ALUOper|Add1~61 ))))

	.dataa(\my_processor|dataA[31]~0_combout ),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|ALUOper|Add1~61 ),
	.combout(\my_processor|ALUOper|Add1~62_combout ),
	.cout(\my_processor|ALUOper|Add1~63 ));
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~62 .lut_mask = 16'h694D;
defparam \my_processor|ALUOper|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Add1~64 (
// Equation(s):
// \my_processor|ALUOper|Add1~64_combout  = \my_processor|dataB[31]~0_combout  $ (\my_processor|ALUOper|Add1~63  $ (\my_processor|dataA[31]~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|dataB[31]~0_combout ),
	.datac(gnd),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(\my_processor|ALUOper|Add1~63 ),
	.combout(\my_processor|ALUOper|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Add1~64 .lut_mask = 16'hC33C;
defparam \my_processor|ALUOper|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|Selector32~0 (
// Equation(s):
// \my_processor|ALUOper|Selector32~0_combout  = (\my_processor|ALUOper|Decoder0~1_combout  & ((\my_processor|ALUOper|Add1~64_combout ))) # (!\my_processor|ALUOper|Decoder0~1_combout  & (\my_processor|ALUOper|Add0~64_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~64_combout ),
	.datac(\my_processor|ALUOper|Decoder0~1_combout ),
	.datad(\my_processor|ALUOper|Add1~64_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector32~0 .lut_mask = 16'hFC0C;
defparam \my_processor|ALUOper|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~8 (
// Equation(s):
// \my_processor|ALUOper|Selector0~8_combout  = (\my_processor|aulOper[0]~2_combout  & (((\my_processor|dataB[31]~0_combout ) # (\my_processor|dataA[31]~0_combout )) # (!\my_processor|aulOper[1]~3_combout ))) # (!\my_processor|aulOper[0]~2_combout  & 
// (\my_processor|aulOper[1]~3_combout  & (\my_processor|dataB[31]~0_combout  & \my_processor|dataA[31]~0_combout )))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|dataB[31]~0_combout ),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~8 .lut_mask = 16'hEAA2;
defparam \my_processor|ALUOper|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~9 (
// Equation(s):
// \my_processor|ALUOper|Selector0~9_combout  = (\my_processor|ALUOper|Selector0~8_combout  & ((\my_processor|aulOper[1]~3_combout ) # ((\my_processor|ALUOper|Add1~62_combout )))) # (!\my_processor|ALUOper|Selector0~8_combout  & 
// (!\my_processor|aulOper[1]~3_combout  & ((\my_processor|ALUOper|Add0~62_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~8_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|ALUOper|Add1~62_combout ),
	.datad(\my_processor|ALUOper|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~9 .lut_mask = 16'hB9A8;
defparam \my_processor|ALUOper|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~10 (
// Equation(s):
// \my_processor|ALUOper|Selector0~10_combout  = (\my_processor|ALUOper|Selector31~0_combout  & (((\my_processor|ALUOper|Add0~62_combout )))) # (!\my_processor|ALUOper|Selector31~0_combout  & (!\my_processor|aulOper[2]~4_combout  & 
// ((\my_processor|ALUOper|Selector0~9_combout ))))

	.dataa(\my_processor|ALUOper|Selector31~0_combout ),
	.datab(\my_processor|aulOper[2]~4_combout ),
	.datac(\my_processor|ALUOper|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Selector0~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~10 .lut_mask = 16'hB1A0;
defparam \my_processor|ALUOper|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \my_processor|ALUOper|overflow (
// Equation(s):
// \my_processor|ALUOper|overflow~combout  = \my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~7_combout ) # (\my_processor|ALUOper|Selector0~10_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector32~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|overflow~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|overflow .lut_mask = 16'h0F3C;
defparam \my_processor|ALUOper|overflow .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~23 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~23_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|ShiftRight0~19_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (\my_processor|ALUOper|ShiftRight0~22_combout ))

	.dataa(\my_processor|ALUOper|ShiftRight0~22_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\my_processor|ALUOper|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~23 .lut_mask = 16'hEE22;
defparam \my_processor|ALUOper|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~27 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~27_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[3]~28_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|dataA[2]~29_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|dataA[3]~28_combout ),
	.datac(\my_processor|dataA[2]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~27 .lut_mask = 16'hD8D8;
defparam \my_processor|ALUOper|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \my_processor|data_writeReg[0]~31 (
// Equation(s):
// \my_processor|data_writeReg[0]~31_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|aulOper[0]~2_combout  & (\my_processor|dataA[1]~30_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (((\my_processor|dataA[0]~31_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~31 .lut_mask = 16'hB380;
defparam \my_processor|data_writeReg[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \my_processor|data_writeReg[0]~32 (
// Equation(s):
// \my_processor|data_writeReg[0]~32_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|ShiftRight0~27_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (((\my_processor|data_writeReg[0]~31_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|data_writeReg[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~32 .lut_mask = 16'h8F80;
defparam \my_processor|data_writeReg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \my_processor|data_writeReg[0]~33 (
// Equation(s):
// \my_processor|data_writeReg[0]~33_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|ShiftRight0~26_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// (((\my_processor|data_writeReg[0]~32_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datac(\my_processor|ALUOper|ShiftRight0~26_combout ),
	.datad(\my_processor|data_writeReg[0]~32_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~33 .lut_mask = 16'hB380;
defparam \my_processor|data_writeReg[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \my_processor|data_writeReg[0]~34 (
// Equation(s):
// \my_processor|data_writeReg[0]~34_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|ShiftRight0~23_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [10] & 
// (((\my_processor|data_writeReg[0]~33_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datad(\my_processor|data_writeReg[0]~33_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~34 .lut_mask = 16'hD580;
defparam \my_processor|data_writeReg[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \my_processor|data_writeReg[0]~35 (
// Equation(s):
// \my_processor|data_writeReg[0]~35_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & (\my_processor|aulOper[0]~2_combout  & (\my_processor|ALUOper|ShiftRight0~16_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [11] & 
// (((\my_processor|data_writeReg[0]~34_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~16_combout ),
	.datad(\my_processor|data_writeReg[0]~34_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~35 .lut_mask = 16'hD580;
defparam \my_processor|data_writeReg[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~1 (
// Equation(s):
// \my_processor|ALUOper|Selector31~1_combout  = (\my_processor|aulOper[0]~2_combout  & ((\my_processor|ALUOper|Add1~0_combout ) # ((\my_processor|aulOper[1]~3_combout )))) # (!\my_processor|aulOper[0]~2_combout  & (((!\my_processor|aulOper[1]~3_combout  & 
// \my_processor|ALUOper|Add0~0_combout ))))

	.dataa(\my_processor|ALUOper|Add1~0_combout ),
	.datab(\my_processor|aulOper[0]~2_combout ),
	.datac(\my_processor|aulOper[1]~3_combout ),
	.datad(\my_processor|ALUOper|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~1 .lut_mask = 16'hCBC8;
defparam \my_processor|ALUOper|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \my_processor|ALUOper|Selector31~2 (
// Equation(s):
// \my_processor|ALUOper|Selector31~2_combout  = (\my_processor|dataB[0]~31_combout  & ((\my_processor|ALUOper|Selector31~1_combout ) # ((\my_processor|aulOper[1]~3_combout  & \my_processor|dataA[0]~31_combout )))) # (!\my_processor|dataB[0]~31_combout  & 
// (\my_processor|ALUOper|Selector31~1_combout  & ((\my_processor|dataA[0]~31_combout ) # (!\my_processor|aulOper[1]~3_combout ))))

	.dataa(\my_processor|dataB[0]~31_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|ALUOper|Selector31~1_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector31~2 .lut_mask = 16'hF8B0;
defparam \my_processor|ALUOper|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[0]~36 (
// Equation(s):
// \my_processor|data_writeReg[0]~36_combout  = (\my_processor|aulOper[2]~4_combout  & (\my_processor|data_writeReg[0]~35_combout  & (!\my_processor|aulOper[1]~3_combout ))) # (!\my_processor|aulOper[2]~4_combout  & 
// (((\my_processor|ALUOper|Selector31~2_combout ))))

	.dataa(\my_processor|data_writeReg[0]~35_combout ),
	.datab(\my_processor|aulOper[2]~4_combout ),
	.datac(\my_processor|aulOper[1]~3_combout ),
	.datad(\my_processor|ALUOper|Selector31~2_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~36 .lut_mask = 16'h3B08;
defparam \my_processor|data_writeReg[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \my_processor|data_writeReg[0]~37 (
// Equation(s):
// \my_processor|data_writeReg[0]~37_combout  = (\my_processor|ALUOper|Add0~0_combout  & ((\my_processor|data_writeReg[30]~30_combout ) # ((!\my_processor|ALUOper|Selector31~0_combout  & \my_processor|data_writeReg[0]~36_combout )))) # 
// (!\my_processor|ALUOper|Add0~0_combout  & (((!\my_processor|ALUOper|Selector31~0_combout  & \my_processor|data_writeReg[0]~36_combout ))))

	.dataa(\my_processor|ALUOper|Add0~0_combout ),
	.datab(\my_processor|data_writeReg[30]~30_combout ),
	.datac(\my_processor|ALUOper|Selector31~0_combout ),
	.datad(\my_processor|data_writeReg[0]~36_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~37 .lut_mask = 16'h8F88;
defparam \my_processor|data_writeReg[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \my_processor|data_writeReg[0]~38 (
// Equation(s):
// \my_processor|data_writeReg[0]~38_combout  = (\my_processor|ALUOper|overflow~combout  & ((\my_processor|data_writeReg[0]~29_combout ) # ((\my_processor|checker|isAddi~combout  & \my_processor|data_writeReg[0]~37_combout )))) # 
// (!\my_processor|ALUOper|overflow~combout  & (((\my_processor|data_writeReg[0]~37_combout ))))

	.dataa(\my_processor|checker|isAddi~combout ),
	.datab(\my_processor|data_writeReg[0]~29_combout ),
	.datac(\my_processor|ALUOper|overflow~combout ),
	.datad(\my_processor|data_writeReg[0]~37_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~38 .lut_mask = 16'hEFC0;
defparam \my_processor|data_writeReg[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \my_processor|data_writeReg[0]~39 (
// Equation(s):
// \my_processor|data_writeReg[0]~39_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [0]))) # (!\my_processor|checker|isLw~combout  & 
// (\my_processor|data_writeReg[0]~38_combout ))))

	.dataa(\my_processor|checker|isLw~combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[0]~38_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~39 .lut_mask = 16'hC840;
defparam \my_processor|data_writeReg[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \my_processor|data_writeReg[0]~40 (
// Equation(s):
// \my_processor|data_writeReg[0]~40_combout  = (\my_processor|checker|isJal~0_combout  & (((\my_processor|getNPC|Add0~0_combout )))) # (!\my_processor|checker|isJal~0_combout  & ((\my_processor|data_writeReg[0]~28_combout ) # 
// ((\my_processor|data_writeReg[0]~39_combout ))))

	.dataa(\my_processor|checker|isJal~0_combout ),
	.datab(\my_processor|data_writeReg[0]~28_combout ),
	.datac(\my_processor|getNPC|Add0~0_combout ),
	.datad(\my_processor|data_writeReg[0]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[0]~40 .lut_mask = 16'hF5E4;
defparam \my_processor|data_writeReg[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[0]~40_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~631 (
// Equation(s):
// \my_regfile|data_readRegB[0]~631_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[9].dffei|q [0])) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [0])))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~631 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[0]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~632 (
// Equation(s):
// \my_regfile|data_readRegB[0]~632_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[0]~631_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [0]))) # (!\my_regfile|data_readRegB[0]~631_combout  & 
// (\my_regfile|regWriteCheck_loop[17].dffei|q [0])))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[0]~631_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[17].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [0]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[0]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~632 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[0]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~648 (
// Equation(s):
// \my_regfile|data_readRegB[0]~648_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [0]) # (\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [0] & ((!\my_regfile|data_readRegB[31]~9_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~648 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[0]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~649 (
// Equation(s):
// \my_regfile|data_readRegB[0]~649_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[0]~648_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [0])) # (!\my_regfile|data_readRegB[0]~648_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [0]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[0]~648_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [0]),
	.datac(\my_regfile|data_readRegB[0]~648_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~649 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[0]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~643 (
// Equation(s):
// \my_regfile|data_readRegB[0]~643_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[20].dffei|q [0])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [0])))))

	.dataa(\my_regfile|regWriteCheck_loop[20].dffei|q [0]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~643 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[0]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~644 (
// Equation(s):
// \my_regfile|data_readRegB[0]~644_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[0]~643_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [0]))) # (!\my_regfile|data_readRegB[0]~643_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [0])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[0]~643_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~643_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~644 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[0]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~645 (
// Equation(s):
// \my_regfile|data_readRegB[0]~645_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// (\my_regfile|data_readRegB[0]~644_combout )) # (!\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [0])))))

	.dataa(\my_regfile|data_readRegB[0]~644_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[31]~653_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~645 .lut_mask = 16'hEE30;
defparam \my_regfile|data_readRegB[0]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~646 (
// Equation(s):
// \my_regfile|data_readRegB[0]~646_combout  = (\my_regfile|data_readRegB[0]~645_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [0]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[0]~645_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [0] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [0]),
	.datab(\my_regfile|data_readRegB[0]~645_combout ),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~646 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[0]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~640 (
// Equation(s):
// \my_regfile|data_readRegB[0]~640_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [0])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[26].dffei|q [0] & (!\my_processor|ctrl_readRegB[0]~1_combout )))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~640 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[0]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~641 (
// Equation(s):
// \my_regfile|data_readRegB[0]~641_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[0]~640_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [0]))) # (!\my_regfile|data_readRegB[0]~640_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [0])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[0]~640_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[27].dffei|q [0]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~641 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[0]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~633 (
// Equation(s):
// \my_regfile|data_readRegB[0]~633_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (\my_processor|ctrl_readRegB[0]~1_combout )) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [0]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [0]))))

	.dataa(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[10].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[11].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~633 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[0]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~634 (
// Equation(s):
// \my_regfile|data_readRegB[0]~634_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|data_readRegB[0]~633_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [0]))) # (!\my_regfile|data_readRegB[0]~633_combout  & 
// (\my_regfile|regWriteCheck_loop[14].dffei|q [0])))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_regfile|data_readRegB[0]~633_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[14].dffei|q [0]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~633_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~634 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[0]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~635 (
// Equation(s):
// \my_regfile|data_readRegB[0]~635_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [0]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [0]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[18].dffei|q [0]),
	.datad(\my_regfile|regWriteCheck_loop[22].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~635 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[0]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~636 (
// Equation(s):
// \my_regfile|data_readRegB[0]~636_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[0]~635_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [0])) # (!\my_regfile|data_readRegB[0]~635_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [0]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[0]~635_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [0]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [0]),
	.datad(\my_regfile|data_readRegB[0]~635_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~636 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[0]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~637 (
// Equation(s):
// \my_regfile|data_readRegB[0]~637_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [0])) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [0])))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [0]),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~637 .lut_mask = 16'hFA0C;
defparam \my_regfile|data_readRegB[0]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~638 (
// Equation(s):
// \my_regfile|data_readRegB[0]~638_combout  = (\my_regfile|data_readRegB[0]~637_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [0]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[0]~637_combout  & 
// (((\my_processor|ctrl_readRegB[2]~3_combout  & \my_regfile|regWriteCheck_loop[6].dffei|q [0]))))

	.dataa(\my_regfile|data_readRegB[0]~637_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [0]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[6].dffei|q [0]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~638 .lut_mask = 16'hDA8A;
defparam \my_regfile|data_readRegB[0]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~639 (
// Equation(s):
// \my_regfile|data_readRegB[0]~639_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|data_readRegB[0]~636_combout )) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[0]~638_combout )))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|data_readRegB[0]~636_combout ),
	.datad(\my_regfile|data_readRegB[0]~638_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~639 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[0]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~642 (
// Equation(s):
// \my_regfile|data_readRegB[0]~642_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[0]~639_combout  & (\my_regfile|data_readRegB[0]~641_combout )) # (!\my_regfile|data_readRegB[0]~639_combout  & 
// ((\my_regfile|data_readRegB[0]~634_combout ))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[0]~639_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~641_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[0]~634_combout ),
	.datad(\my_regfile|data_readRegB[0]~639_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~642 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[0]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~647 (
// Equation(s):
// \my_regfile|data_readRegB[0]~647_combout  = (\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[31]~16_combout )) # (!\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout  & 
// ((\my_regfile|data_readRegB[0]~642_combout ))) # (!\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[0]~646_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[0]~646_combout ),
	.datad(\my_regfile|data_readRegB[0]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~647 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[0]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[0]~650 (
// Equation(s):
// \my_regfile|data_readRegB[0]~650_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[0]~647_combout  & ((\my_regfile|data_readRegB[0]~649_combout ))) # (!\my_regfile|data_readRegB[0]~647_combout  & 
// (\my_regfile|data_readRegB[0]~632_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[0]~647_combout ))))

	.dataa(\my_regfile|data_readRegB[0]~632_combout ),
	.datab(\my_regfile|data_readRegB[0]~649_combout ),
	.datac(\my_regfile|data_readRegB[31]~651_combout ),
	.datad(\my_regfile|data_readRegB[0]~647_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[0]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[0]~650 .lut_mask = 16'hCFA0;
defparam \my_regfile|data_readRegB[0]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \my_processor|dataB[0]~31 (
// Equation(s):
// \my_processor|dataB[0]~31_combout  = (\my_processor|checker|isI~0_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [0])) # (!\my_processor|checker|isI~0_combout  & (((\my_processor|checker|isBex~combout  & 
// \my_regfile|data_readRegB[0]~650_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_regfile|data_readRegB[0]~650_combout ),
	.datad(\my_processor|checker|isI~0_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[0]~31 .lut_mask = 16'hAAC0;
defparam \my_processor|dataB[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \my_processor|data[3]~49 (
// Equation(s):
// \my_processor|data[3]~49_combout  = (((\my_regfile|data_readRegA[3]~712_combout ) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_processor|checker|isJr~4_combout ),
	.datad(\my_regfile|data_readRegA[3]~712_combout ),
	.cin(gnd),
	.combout(\my_processor|data[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[3]~49 .lut_mask = 16'hFF7F;
defparam \my_processor|data[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[3]~49_combout ,\my_processor|data[2]~48_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \my_processor|data_writeReg[2]~67 (
// Equation(s):
// \my_processor|data_writeReg[2]~67_combout  = (\my_processor|dataA[2]~29_combout  & ((\my_processor|data_writeReg[3]~66_combout ) # ((\my_processor|data_writeReg[3]~65_combout  & \my_processor|dataB[2]~29_combout )))) # (!\my_processor|dataA[2]~29_combout  
// & (\my_processor|data_writeReg[3]~66_combout  & ((\my_processor|dataB[2]~29_combout ) # (!\my_processor|data_writeReg[3]~65_combout ))))

	.dataa(\my_processor|dataA[2]~29_combout ),
	.datab(\my_processor|data_writeReg[3]~65_combout ),
	.datac(\my_processor|dataB[2]~29_combout ),
	.datad(\my_processor|data_writeReg[3]~66_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~67 .lut_mask = 16'hFB80;
defparam \my_processor|data_writeReg[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[3]~59 (
// Equation(s):
// \my_processor|data_writeReg[3]~59_combout  = ((!\my_processor|aulOper[0]~2_combout  & !\my_imem|altsyncram_component|auto_generated|q_a [11])) # (!\my_processor|aulOper[2]~4_combout )

	.dataa(gnd),
	.datab(\my_processor|aulOper[2]~4_combout ),
	.datac(\my_processor|aulOper[0]~2_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~59 .lut_mask = 16'h333F;
defparam \my_processor|data_writeReg[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
cycloneive_lcell_comb \my_processor|data_writeReg[2]~61 (
// Equation(s):
// \my_processor|data_writeReg[2]~61_combout  = (\my_processor|data_writeReg[3]~60_combout  & (\my_processor|data_writeReg[3]~59_combout  & (\my_processor|ALUOper|ShiftLeft0~106_combout ))) # (!\my_processor|data_writeReg[3]~60_combout  & 
// (((\my_processor|ALUOper|Add1~4_combout )) # (!\my_processor|data_writeReg[3]~59_combout )))

	.dataa(\my_processor|data_writeReg[3]~60_combout ),
	.datab(\my_processor|data_writeReg[3]~59_combout ),
	.datac(\my_processor|ALUOper|ShiftLeft0~106_combout ),
	.datad(\my_processor|ALUOper|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~61 .lut_mask = 16'hD591;
defparam \my_processor|data_writeReg[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~59 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~59_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & ((\my_processor|dataA[9]~22_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[7]~24_combout ))

	.dataa(\my_processor|dataA[7]~24_combout ),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|dataA[9]~22_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~59 .lut_mask = 16'hFA0A;
defparam \my_processor|ALUOper|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~58 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~58_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_imem|altsyncram_component|auto_generated|q_a [8] & (\my_processor|dataA[8]~23_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [8] & ((\my_processor|dataA[6]~25_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[8]~23_combout ),
	.datad(\my_processor|dataA[6]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~58 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~60 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~60_combout  = (\my_processor|ALUOper|ShiftRight0~58_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [7] & \my_processor|ALUOper|ShiftRight0~59_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~60 .lut_mask = 16'hFFC0;
defparam \my_processor|ALUOper|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneive_lcell_comb \my_processor|data_writeReg[2]~57 (
// Equation(s):
// \my_processor|data_writeReg[2]~57_combout  = (\my_processor|data_writeReg[3]~56_combout  & ((\my_processor|data_writeReg[3]~55_combout ) # ((\my_processor|ALUOper|ShiftRight0~60_combout )))) # (!\my_processor|data_writeReg[3]~56_combout  & 
// (!\my_processor|data_writeReg[3]~55_combout  & (\my_processor|ALUOper|ShiftRight0~27_combout )))

	.dataa(\my_processor|data_writeReg[3]~56_combout ),
	.datab(\my_processor|data_writeReg[3]~55_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~27_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~57 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneive_lcell_comb \my_processor|data_writeReg[2]~58 (
// Equation(s):
// \my_processor|data_writeReg[2]~58_combout  = (\my_processor|data_writeReg[3]~55_combout  & ((\my_processor|data_writeReg[2]~57_combout  & (\my_processor|ALUOper|ShiftRight0~65_combout )) # (!\my_processor|data_writeReg[2]~57_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~25_combout ))))) # (!\my_processor|data_writeReg[3]~55_combout  & (((\my_processor|data_writeReg[2]~57_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~65_combout ),
	.datab(\my_processor|data_writeReg[3]~55_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~25_combout ),
	.datad(\my_processor|data_writeReg[2]~57_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~58 .lut_mask = 16'hBBC0;
defparam \my_processor|data_writeReg[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N12
cycloneive_lcell_comb \my_processor|data_writeReg[2]~62 (
// Equation(s):
// \my_processor|data_writeReg[2]~62_combout  = (\my_processor|data_writeReg[2]~61_combout  & (((\my_processor|data_writeReg[2]~58_combout )) # (!\my_processor|data_writeReg[3]~325_combout ))) # (!\my_processor|data_writeReg[2]~61_combout  & 
// (\my_processor|data_writeReg[3]~325_combout  & (\my_processor|ALUOper|ShiftRight0~57_combout )))

	.dataa(\my_processor|data_writeReg[2]~61_combout ),
	.datab(\my_processor|data_writeReg[3]~325_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~57_combout ),
	.datad(\my_processor|data_writeReg[2]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~62 .lut_mask = 16'hEA62;
defparam \my_processor|data_writeReg[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N2
cycloneive_lcell_comb \my_processor|data_writeReg[2]~68 (
// Equation(s):
// \my_processor|data_writeReg[2]~68_combout  = (\my_processor|data_writeReg[3]~65_combout  & (((\my_processor|data_writeReg[2]~67_combout )))) # (!\my_processor|data_writeReg[3]~65_combout  & ((\my_processor|data_writeReg[2]~67_combout  & 
// (\my_processor|ALUOper|Add0~4_combout )) # (!\my_processor|data_writeReg[2]~67_combout  & ((\my_processor|data_writeReg[2]~62_combout )))))

	.dataa(\my_processor|ALUOper|Add0~4_combout ),
	.datab(\my_processor|data_writeReg[3]~65_combout ),
	.datac(\my_processor|data_writeReg[2]~67_combout ),
	.datad(\my_processor|data_writeReg[2]~62_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[2]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2]~68 .lut_mask = 16'hE3E0;
defparam \my_processor|data_writeReg[2]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
cycloneive_lcell_comb \my_processor|data_writeReg[2] (
// Equation(s):
// \my_processor|data_writeReg [2] = (\my_processor|data_writeReg[2]~70_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [2])) # (!\my_processor|data_writeReg[3]~69_combout ))) # (!\my_processor|data_writeReg[2]~70_combout  & 
// (\my_processor|data_writeReg[3]~69_combout  & ((\my_processor|data_writeReg[2]~68_combout ))))

	.dataa(\my_processor|data_writeReg[2]~70_combout ),
	.datab(\my_processor|data_writeReg[3]~69_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_processor|data_writeReg[2]~68_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [2]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[2] .lut_mask = 16'hE6A2;
defparam \my_processor|data_writeReg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \my_regfile|regWriteCheck_loop[25].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[25]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[25].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \my_regfile|regWriteCheck_loop[17].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[17]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[17].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[1].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[1].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[1].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~591 (
// Equation(s):
// \my_regfile|data_readRegB[2]~591_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [2]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[1].dffei|q [2]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~591 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[2]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~592 (
// Equation(s):
// \my_regfile|data_readRegB[2]~592_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[2]~591_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [2])) # (!\my_regfile|data_readRegB[2]~591_combout  & 
// ((\my_regfile|regWriteCheck_loop[17].dffei|q [2]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[2]~591_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~591_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~592 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[2]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \my_regfile|regWriteCheck_loop[29].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|data_writeReg [2]),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[29]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[29].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \my_regfile|regWriteCheck_loop[13].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[13].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[13]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[13].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[5].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[5]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[5].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~608 (
// Equation(s):
// \my_regfile|data_readRegB[2]~608_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [2])) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [2])))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~608 .lut_mask = 16'hEE50;
defparam \my_regfile|data_readRegB[2]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~609 (
// Equation(s):
// \my_regfile|data_readRegB[2]~609_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[2]~608_combout  & (\my_regfile|regWriteCheck_loop[29].dffei|q [2])) # (!\my_regfile|data_readRegB[2]~608_combout  & 
// ((\my_regfile|regWriteCheck_loop[13].dffei|q [2]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[2]~608_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datac(\my_regfile|data_readRegB[31]~9_combout ),
	.datad(\my_regfile|data_readRegB[2]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~609 .lut_mask = 16'hAFC0;
defparam \my_regfile|data_readRegB[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \my_regfile|regWriteCheck_loop[8].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[8].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[24].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \my_regfile|regWriteCheck_loop[16].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[16]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[16].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N1
dffeas \my_regfile|regWriteCheck_loop[12].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[12].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[12].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \my_regfile|regWriteCheck_loop[28].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[28]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[28].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[20].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[20].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[20]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[20].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~603 (
// Equation(s):
// \my_regfile|data_readRegB[2]~603_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~6_combout )) # (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~6_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [2]))) # (!\my_regfile|data_readRegB[31]~6_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [2]))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~603 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[2]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~604 (
// Equation(s):
// \my_regfile|data_readRegB[2]~604_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[2]~603_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [2]))) # (!\my_regfile|data_readRegB[2]~603_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [2])))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[2]~603_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~604 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[2]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~605 (
// Equation(s):
// \my_regfile|data_readRegB[2]~605_combout  = (\my_regfile|data_readRegB[31]~653_combout  & ((\my_regfile|data_readRegB[31]~24_combout ) # ((\my_regfile|data_readRegB[2]~604_combout )))) # (!\my_regfile|data_readRegB[31]~653_combout  & 
// (!\my_regfile|data_readRegB[31]~24_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [2])))

	.dataa(\my_regfile|data_readRegB[31]~653_combout ),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~604_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~605 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[2]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~606 (
// Equation(s):
// \my_regfile|data_readRegB[2]~606_combout  = (\my_regfile|data_readRegB[2]~605_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [2]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[2]~605_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [2] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datac(\my_regfile|data_readRegB[2]~605_combout ),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~606 .lut_mask = 16'hACF0;
defparam \my_regfile|data_readRegB[2]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \my_regfile|regWriteCheck_loop[10].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[10].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[10]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[10].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \my_regfile|regWriteCheck_loop[11].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[11]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[11].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~593 (
// Equation(s):
// \my_regfile|data_readRegB[2]~593_combout  = (\my_processor|ctrl_readRegB[2]~3_combout  & (((\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_processor|ctrl_readRegB[0]~1_combout  & 
// ((\my_regfile|regWriteCheck_loop[11].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (\my_regfile|regWriteCheck_loop[10].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~593 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[2]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \my_regfile|regWriteCheck_loop[15].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[15].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[15]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[15].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \my_regfile|regWriteCheck_loop[14].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[14]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[14].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~594 (
// Equation(s):
// \my_regfile|data_readRegB[2]~594_combout  = (\my_regfile|data_readRegB[2]~593_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [2]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[2]~593_combout  & 
// (((\my_processor|ctrl_readRegB[2]~3_combout  & \my_regfile|regWriteCheck_loop[14].dffei|q [2]))))

	.dataa(\my_regfile|data_readRegB[2]~593_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datac(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datad(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~594 .lut_mask = 16'hDA8A;
defparam \my_regfile|data_readRegB[2]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \my_regfile|regWriteCheck_loop[23].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[23].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[23]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[23].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \my_regfile|regWriteCheck_loop[19].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[19].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[19]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[19].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[18].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_processor|data_writeReg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \my_regfile|regWriteCheck_loop[22].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[22].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[22]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[22].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~595 (
// Equation(s):
// \my_regfile|data_readRegB[2]~595_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [2]))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datac(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~595 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[2]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~596 (
// Equation(s):
// \my_regfile|data_readRegB[2]~596_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[2]~595_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [2])) # (!\my_regfile|data_readRegB[2]~595_combout  & 
// ((\my_regfile|regWriteCheck_loop[19].dffei|q [2]))))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[2]~595_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~595_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~596 .lut_mask = 16'hDDA0;
defparam \my_regfile|data_readRegB[2]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \my_regfile|regWriteCheck_loop[3].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[3].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~597 (
// Equation(s):
// \my_regfile|data_readRegB[2]~597_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [2]) # ((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (((\my_regfile|regWriteCheck_loop[2].dffei|q [2] & !\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~597 .lut_mask = 16'hCCB8;
defparam \my_regfile|data_readRegB[2]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \my_regfile|regWriteCheck_loop[6].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[6]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[6].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \my_regfile|regWriteCheck_loop[7].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[7].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~598 (
// Equation(s):
// \my_regfile|data_readRegB[2]~598_combout  = (\my_regfile|data_readRegB[2]~597_combout  & (((\my_regfile|regWriteCheck_loop[7].dffei|q [2]) # (!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[2]~597_combout  & 
// (\my_regfile|regWriteCheck_loop[6].dffei|q [2] & ((\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~597_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~598 .lut_mask = 16'hE4AA;
defparam \my_regfile|data_readRegB[2]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~599 (
// Equation(s):
// \my_regfile|data_readRegB[2]~599_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|data_readRegB[2]~596_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[2]~598_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[2]~596_combout ),
	.datad(\my_regfile|data_readRegB[2]~598_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~599 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[2]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \my_regfile|regWriteCheck_loop[27].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[27]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[27].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N17
dffeas \my_regfile|regWriteCheck_loop[31].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[31]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[31].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_regfile|regWriteCheck_loop[26].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[26]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[26].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder (
// Equation(s):
// \my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder_combout  = \my_processor|data_writeReg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|data_writeReg [2]),
	.cin(gnd),
	.combout(\my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder .lut_mask = 16'hFF00;
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_regfile|regWriteCheck_loop[30].dffei|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~600 (
// Equation(s):
// \my_regfile|data_readRegB[2]~600_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[30].dffei|q [2]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[26].dffei|q [2]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~600 .lut_mask = 16'hDC98;
defparam \my_regfile|data_readRegB[2]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~601 (
// Equation(s):
// \my_regfile|data_readRegB[2]~601_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[2]~600_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [2]))) # (!\my_regfile|data_readRegB[2]~600_combout  & 
// (\my_regfile|regWriteCheck_loop[27].dffei|q [2])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[2]~600_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.datad(\my_regfile|data_readRegB[2]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~601 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[2]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~602 (
// Equation(s):
// \my_regfile|data_readRegB[2]~602_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[2]~599_combout  & ((\my_regfile|data_readRegB[2]~601_combout ))) # (!\my_regfile|data_readRegB[2]~599_combout  & 
// (\my_regfile|data_readRegB[2]~594_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[2]~599_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~594_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[2]~599_combout ),
	.datad(\my_regfile|data_readRegB[2]~601_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~602 .lut_mask = 16'hF838;
defparam \my_regfile|data_readRegB[2]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~607 (
// Equation(s):
// \my_regfile|data_readRegB[2]~607_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~651_combout ) # ((\my_regfile|data_readRegB[2]~602_combout )))) # (!\my_regfile|data_readRegB[31]~16_combout  & 
// (!\my_regfile|data_readRegB[31]~651_combout  & (\my_regfile|data_readRegB[2]~606_combout )))

	.dataa(\my_regfile|data_readRegB[31]~16_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[2]~606_combout ),
	.datad(\my_regfile|data_readRegB[2]~602_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~607 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[2]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[2]~610 (
// Equation(s):
// \my_regfile|data_readRegB[2]~610_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[2]~607_combout  & ((\my_regfile|data_readRegB[2]~609_combout ))) # (!\my_regfile|data_readRegB[2]~607_combout  & 
// (\my_regfile|data_readRegB[2]~592_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & (((\my_regfile|data_readRegB[2]~607_combout ))))

	.dataa(\my_regfile|data_readRegB[2]~592_combout ),
	.datab(\my_regfile|data_readRegB[31]~651_combout ),
	.datac(\my_regfile|data_readRegB[2]~609_combout ),
	.datad(\my_regfile|data_readRegB[2]~607_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[2]~610 .lut_mask = 16'hF388;
defparam \my_regfile|data_readRegB[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \my_processor|dataB[2]~29 (
// Equation(s):
// \my_processor|dataB[2]~29_combout  = (\my_processor|checker|isI~0_combout  & (((\my_imem|altsyncram_component|auto_generated|q_a [2])))) # (!\my_processor|checker|isI~0_combout  & (\my_processor|checker|isBex~combout  & 
// ((\my_regfile|data_readRegB[2]~610_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|checker|isI~0_combout ),
	.datad(\my_regfile|data_readRegB[2]~610_combout ),
	.cin(gnd),
	.combout(\my_processor|dataB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataB[2]~29 .lut_mask = 16'hCAC0;
defparam \my_processor|dataB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~1 (
// Equation(s):
// \my_processor|ALUOper|Equal0~1_combout  = (\my_processor|dataB[2]~29_combout  & (\my_processor|dataA[2]~29_combout  & (\my_processor|dataB[3]~28_combout  $ (!\my_processor|dataA[3]~28_combout )))) # (!\my_processor|dataB[2]~29_combout  & 
// (!\my_processor|dataA[2]~29_combout  & (\my_processor|dataB[3]~28_combout  $ (!\my_processor|dataA[3]~28_combout ))))

	.dataa(\my_processor|dataB[2]~29_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(\my_processor|dataA[2]~29_combout ),
	.datad(\my_processor|dataA[3]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~1 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~2 (
// Equation(s):
// \my_processor|ALUOper|Equal0~2_combout  = (\my_processor|dataB[4]~27_combout  & (\my_processor|dataA[4]~27_combout  & (\my_processor|dataA[5]~26_combout  $ (!\my_processor|dataB[5]~26_combout )))) # (!\my_processor|dataB[4]~27_combout  & 
// (!\my_processor|dataA[4]~27_combout  & (\my_processor|dataA[5]~26_combout  $ (!\my_processor|dataB[5]~26_combout ))))

	.dataa(\my_processor|dataB[4]~27_combout ),
	.datab(\my_processor|dataA[4]~27_combout ),
	.datac(\my_processor|dataA[5]~26_combout ),
	.datad(\my_processor|dataB[5]~26_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~2 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~0 (
// Equation(s):
// \my_processor|ALUOper|Equal0~0_combout  = (\my_processor|dataB[1]~30_combout  & (\my_processor|dataA[1]~30_combout  & (\my_processor|dataB[0]~31_combout  $ (!\my_processor|dataA[0]~31_combout )))) # (!\my_processor|dataB[1]~30_combout  & 
// (!\my_processor|dataA[1]~30_combout  & (\my_processor|dataB[0]~31_combout  $ (!\my_processor|dataA[0]~31_combout ))))

	.dataa(\my_processor|dataB[1]~30_combout ),
	.datab(\my_processor|dataB[0]~31_combout ),
	.datac(\my_processor|dataA[1]~30_combout ),
	.datad(\my_processor|dataA[0]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~0 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~3 (
// Equation(s):
// \my_processor|ALUOper|Equal0~3_combout  = (\my_processor|dataA[6]~25_combout  & (\my_processor|dataB[6]~25_combout  & (\my_processor|dataB[7]~24_combout  $ (!\my_processor|dataA[7]~24_combout )))) # (!\my_processor|dataA[6]~25_combout  & 
// (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataB[7]~24_combout  $ (!\my_processor|dataA[7]~24_combout ))))

	.dataa(\my_processor|dataA[6]~25_combout ),
	.datab(\my_processor|dataB[7]~24_combout ),
	.datac(\my_processor|dataA[7]~24_combout ),
	.datad(\my_processor|dataB[6]~25_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~3 .lut_mask = 16'h8241;
defparam \my_processor|ALUOper|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~4 (
// Equation(s):
// \my_processor|ALUOper|Equal0~4_combout  = (\my_processor|ALUOper|Equal0~1_combout  & (\my_processor|ALUOper|Equal0~2_combout  & (\my_processor|ALUOper|Equal0~0_combout  & \my_processor|ALUOper|Equal0~3_combout )))

	.dataa(\my_processor|ALUOper|Equal0~1_combout ),
	.datab(\my_processor|ALUOper|Equal0~2_combout ),
	.datac(\my_processor|ALUOper|Equal0~0_combout ),
	.datad(\my_processor|ALUOper|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~4 .lut_mask = 16'h8000;
defparam \my_processor|ALUOper|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~18 (
// Equation(s):
// \my_processor|ALUOper|Equal0~18_combout  = (\my_processor|dataB[31]~0_combout  & (\my_processor|dataA[31]~0_combout  & (\my_processor|dataB[30]~1_combout  $ (!\my_processor|dataA[30]~1_combout )))) # (!\my_processor|dataB[31]~0_combout  & 
// (!\my_processor|dataA[31]~0_combout  & (\my_processor|dataB[30]~1_combout  $ (!\my_processor|dataA[30]~1_combout ))))

	.dataa(\my_processor|dataB[31]~0_combout ),
	.datab(\my_processor|dataB[30]~1_combout ),
	.datac(\my_processor|dataA[30]~1_combout ),
	.datad(\my_processor|dataA[31]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~18 .lut_mask = 16'h8241;
defparam \my_processor|ALUOper|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~15 (
// Equation(s):
// \my_processor|ALUOper|Equal0~15_combout  = (\my_processor|dataA[24]~7_combout  & (\my_processor|dataB[24]~7_combout  & (\my_processor|dataA[25]~6_combout  $ (!\my_processor|dataB[25]~6_combout )))) # (!\my_processor|dataA[24]~7_combout  & 
// (!\my_processor|dataB[24]~7_combout  & (\my_processor|dataA[25]~6_combout  $ (!\my_processor|dataB[25]~6_combout ))))

	.dataa(\my_processor|dataA[24]~7_combout ),
	.datab(\my_processor|dataA[25]~6_combout ),
	.datac(\my_processor|dataB[24]~7_combout ),
	.datad(\my_processor|dataB[25]~6_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~15 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N2
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~16 (
// Equation(s):
// \my_processor|ALUOper|Equal0~16_combout  = (\my_processor|dataA[27]~4_combout  & (\my_processor|dataB[27]~4_combout  & (\my_processor|dataB[26]~5_combout  $ (!\my_processor|dataA[26]~5_combout )))) # (!\my_processor|dataA[27]~4_combout  & 
// (!\my_processor|dataB[27]~4_combout  & (\my_processor|dataB[26]~5_combout  $ (!\my_processor|dataA[26]~5_combout ))))

	.dataa(\my_processor|dataA[27]~4_combout ),
	.datab(\my_processor|dataB[27]~4_combout ),
	.datac(\my_processor|dataB[26]~5_combout ),
	.datad(\my_processor|dataA[26]~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~16 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~17 (
// Equation(s):
// \my_processor|ALUOper|Equal0~17_combout  = (\my_processor|dataB[29]~2_combout  & (\my_processor|dataA[29]~2_combout  & (\my_processor|dataB[28]~3_combout  $ (!\my_processor|dataA[28]~3_combout )))) # (!\my_processor|dataB[29]~2_combout  & 
// (!\my_processor|dataA[29]~2_combout  & (\my_processor|dataB[28]~3_combout  $ (!\my_processor|dataA[28]~3_combout ))))

	.dataa(\my_processor|dataB[29]~2_combout ),
	.datab(\my_processor|dataA[29]~2_combout ),
	.datac(\my_processor|dataB[28]~3_combout ),
	.datad(\my_processor|dataA[28]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~17 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~19 (
// Equation(s):
// \my_processor|ALUOper|Equal0~19_combout  = (\my_processor|ALUOper|Equal0~18_combout  & (\my_processor|ALUOper|Equal0~15_combout  & (\my_processor|ALUOper|Equal0~16_combout  & \my_processor|ALUOper|Equal0~17_combout )))

	.dataa(\my_processor|ALUOper|Equal0~18_combout ),
	.datab(\my_processor|ALUOper|Equal0~15_combout ),
	.datac(\my_processor|ALUOper|Equal0~16_combout ),
	.datad(\my_processor|ALUOper|Equal0~17_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~19 .lut_mask = 16'h8000;
defparam \my_processor|ALUOper|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~6 (
// Equation(s):
// \my_processor|ALUOper|Equal0~6_combout  = (\my_processor|dataB[11]~20_combout  & (\my_processor|dataA[11]~20_combout  & (\my_processor|dataB[10]~21_combout  $ (!\my_processor|dataA[10]~21_combout )))) # (!\my_processor|dataB[11]~20_combout  & 
// (!\my_processor|dataA[11]~20_combout  & (\my_processor|dataB[10]~21_combout  $ (!\my_processor|dataA[10]~21_combout ))))

	.dataa(\my_processor|dataB[11]~20_combout ),
	.datab(\my_processor|dataB[10]~21_combout ),
	.datac(\my_processor|dataA[11]~20_combout ),
	.datad(\my_processor|dataA[10]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~6 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~5 (
// Equation(s):
// \my_processor|ALUOper|Equal0~5_combout  = (\my_processor|dataA[9]~22_combout  & (\my_processor|dataB[9]~22_combout  & (\my_processor|dataA[8]~23_combout  $ (!\my_processor|dataB[8]~23_combout )))) # (!\my_processor|dataA[9]~22_combout  & 
// (!\my_processor|dataB[9]~22_combout  & (\my_processor|dataA[8]~23_combout  $ (!\my_processor|dataB[8]~23_combout ))))

	.dataa(\my_processor|dataA[9]~22_combout ),
	.datab(\my_processor|dataB[9]~22_combout ),
	.datac(\my_processor|dataA[8]~23_combout ),
	.datad(\my_processor|dataB[8]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~5 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~7 (
// Equation(s):
// \my_processor|ALUOper|Equal0~7_combout  = (\my_processor|dataB[12]~19_combout  & (\my_processor|dataA[12]~19_combout  & (\my_processor|dataB[13]~18_combout  $ (!\my_processor|dataA[13]~18_combout )))) # (!\my_processor|dataB[12]~19_combout  & 
// (!\my_processor|dataA[12]~19_combout  & (\my_processor|dataB[13]~18_combout  $ (!\my_processor|dataA[13]~18_combout ))))

	.dataa(\my_processor|dataB[12]~19_combout ),
	.datab(\my_processor|dataA[12]~19_combout ),
	.datac(\my_processor|dataB[13]~18_combout ),
	.datad(\my_processor|dataA[13]~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~7 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~8 (
// Equation(s):
// \my_processor|ALUOper|Equal0~8_combout  = (\my_processor|dataB[15]~16_combout  & (\my_processor|dataA[15]~16_combout  & (\my_processor|dataB[14]~17_combout  $ (!\my_processor|dataA[14]~17_combout )))) # (!\my_processor|dataB[15]~16_combout  & 
// (!\my_processor|dataA[15]~16_combout  & (\my_processor|dataB[14]~17_combout  $ (!\my_processor|dataA[14]~17_combout ))))

	.dataa(\my_processor|dataB[15]~16_combout ),
	.datab(\my_processor|dataB[14]~17_combout ),
	.datac(\my_processor|dataA[14]~17_combout ),
	.datad(\my_processor|dataA[15]~16_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~8 .lut_mask = 16'h8241;
defparam \my_processor|ALUOper|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N8
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~9 (
// Equation(s):
// \my_processor|ALUOper|Equal0~9_combout  = (\my_processor|ALUOper|Equal0~6_combout  & (\my_processor|ALUOper|Equal0~5_combout  & (\my_processor|ALUOper|Equal0~7_combout  & \my_processor|ALUOper|Equal0~8_combout )))

	.dataa(\my_processor|ALUOper|Equal0~6_combout ),
	.datab(\my_processor|ALUOper|Equal0~5_combout ),
	.datac(\my_processor|ALUOper|Equal0~7_combout ),
	.datad(\my_processor|ALUOper|Equal0~8_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~9 .lut_mask = 16'h8000;
defparam \my_processor|ALUOper|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N30
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~12 (
// Equation(s):
// \my_processor|ALUOper|Equal0~12_combout  = (\my_processor|dataB[21]~10_combout  & (\my_processor|dataA[21]~10_combout  & (\my_processor|dataA[20]~11_combout  $ (!\my_processor|dataB[20]~11_combout )))) # (!\my_processor|dataB[21]~10_combout  & 
// (!\my_processor|dataA[21]~10_combout  & (\my_processor|dataA[20]~11_combout  $ (!\my_processor|dataB[20]~11_combout ))))

	.dataa(\my_processor|dataB[21]~10_combout ),
	.datab(\my_processor|dataA[20]~11_combout ),
	.datac(\my_processor|dataA[21]~10_combout ),
	.datad(\my_processor|dataB[20]~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~12 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N20
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~13 (
// Equation(s):
// \my_processor|ALUOper|Equal0~13_combout  = (\my_processor|dataA[23]~8_combout  & (\my_processor|dataB[23]~8_combout  & (\my_processor|dataA[22]~9_combout  $ (!\my_processor|dataB[22]~9_combout )))) # (!\my_processor|dataA[23]~8_combout  & 
// (!\my_processor|dataB[23]~8_combout  & (\my_processor|dataA[22]~9_combout  $ (!\my_processor|dataB[22]~9_combout ))))

	.dataa(\my_processor|dataA[23]~8_combout ),
	.datab(\my_processor|dataB[23]~8_combout ),
	.datac(\my_processor|dataA[22]~9_combout ),
	.datad(\my_processor|dataB[22]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~13 .lut_mask = 16'h9009;
defparam \my_processor|ALUOper|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N8
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~11 (
// Equation(s):
// \my_processor|ALUOper|Equal0~11_combout  = (\my_processor|dataB[19]~12_combout  & (\my_processor|dataA[19]~12_combout  & (\my_processor|dataA[18]~13_combout  $ (!\my_processor|dataB[18]~13_combout )))) # (!\my_processor|dataB[19]~12_combout  & 
// (!\my_processor|dataA[19]~12_combout  & (\my_processor|dataA[18]~13_combout  $ (!\my_processor|dataB[18]~13_combout ))))

	.dataa(\my_processor|dataB[19]~12_combout ),
	.datab(\my_processor|dataA[18]~13_combout ),
	.datac(\my_processor|dataB[18]~13_combout ),
	.datad(\my_processor|dataA[19]~12_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~11 .lut_mask = 16'h8241;
defparam \my_processor|ALUOper|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N18
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~10 (
// Equation(s):
// \my_processor|ALUOper|Equal0~10_combout  = (\my_processor|dataB[16]~15_combout  & (\my_processor|dataA[16]~15_combout  & (\my_processor|dataB[17]~14_combout  $ (!\my_processor|dataA[17]~14_combout )))) # (!\my_processor|dataB[16]~15_combout  & 
// (!\my_processor|dataA[16]~15_combout  & (\my_processor|dataB[17]~14_combout  $ (!\my_processor|dataA[17]~14_combout ))))

	.dataa(\my_processor|dataB[16]~15_combout ),
	.datab(\my_processor|dataB[17]~14_combout ),
	.datac(\my_processor|dataA[16]~15_combout ),
	.datad(\my_processor|dataA[17]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~10 .lut_mask = 16'h8421;
defparam \my_processor|ALUOper|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y29_N6
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~14 (
// Equation(s):
// \my_processor|ALUOper|Equal0~14_combout  = (\my_processor|ALUOper|Equal0~12_combout  & (\my_processor|ALUOper|Equal0~13_combout  & (\my_processor|ALUOper|Equal0~11_combout  & \my_processor|ALUOper|Equal0~10_combout )))

	.dataa(\my_processor|ALUOper|Equal0~12_combout ),
	.datab(\my_processor|ALUOper|Equal0~13_combout ),
	.datac(\my_processor|ALUOper|Equal0~11_combout ),
	.datad(\my_processor|ALUOper|Equal0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~14 .lut_mask = 16'h8000;
defparam \my_processor|ALUOper|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \my_processor|ALUOper|Equal0~20 (
// Equation(s):
// \my_processor|ALUOper|Equal0~20_combout  = (\my_processor|ALUOper|Equal0~4_combout  & (\my_processor|ALUOper|Equal0~19_combout  & (\my_processor|ALUOper|Equal0~9_combout  & \my_processor|ALUOper|Equal0~14_combout )))

	.dataa(\my_processor|ALUOper|Equal0~4_combout ),
	.datab(\my_processor|ALUOper|Equal0~19_combout ),
	.datac(\my_processor|ALUOper|Equal0~9_combout ),
	.datad(\my_processor|ALUOper|Equal0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Equal0~20 .lut_mask = 16'h8000;
defparam \my_processor|ALUOper|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneive_lcell_comb \my_processor|getBRes|Add0~58 (
// Equation(s):
// \my_processor|getBRes|Add0~58_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~58_combout  & (\my_processor|getBRes|Add0~57  & VCC)) # (!\my_processor|getNPC|Add0~58_combout  & (!\my_processor|getBRes|Add0~57 
// )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~58_combout  & (!\my_processor|getBRes|Add0~57 )) # (!\my_processor|getNPC|Add0~58_combout  & ((\my_processor|getBRes|Add0~57 ) # (GND)))))
// \my_processor|getBRes|Add0~59  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & (!\my_processor|getNPC|Add0~58_combout  & !\my_processor|getBRes|Add0~57 )) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// ((!\my_processor|getBRes|Add0~57 ) # (!\my_processor|getNPC|Add0~58_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~57 ),
	.combout(\my_processor|getBRes|Add0~58_combout ),
	.cout(\my_processor|getBRes|Add0~59 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~58 .lut_mask = 16'h9617;
defparam \my_processor|getBRes|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneive_lcell_comb \my_processor|npcRes[29]~205 (
// Equation(s):
// \my_processor|npcRes[29]~205_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~58_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~58_combout )))

	.dataa(\my_processor|getNPC|Add0~58_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getBRes|Add0~58_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~205 .lut_mask = 16'hAFA0;
defparam \my_processor|npcRes[29]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneive_lcell_comb \my_processor|npcRes[29]~202 (
// Equation(s):
// \my_processor|npcRes[29]~202_combout  = (!\my_processor|checker|isJal~0_combout  & (!\my_processor|checker|isJ~1_combout  & ((\my_processor|getNPC|Add0~58_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~58_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isJ~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~202 .lut_mask = 16'h000E;
defparam \my_processor|npcRes[29]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneive_lcell_comb \my_processor|npcRes[29]~201 (
// Equation(s):
// \my_processor|npcRes[29]~201_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~58_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~58_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~58_combout ),
	.datac(\my_processor|getNPC|Add0~58_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~201 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[29]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneive_lcell_comb \my_processor|npcRes[29]~203 (
// Equation(s):
// \my_processor|npcRes[29]~203_combout  = (\my_processor|npcRes[29]~202_combout  & (\my_processor|npcRes[29]~201_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[29]~139_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_processor|npcRes[29]~202_combout ),
	.datac(\my_regfile|data_readRegA[29]~139_combout ),
	.datad(\my_processor|npcRes[29]~201_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~203 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[29]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \my_processor|npcRes[29]~204 (
// Equation(s):
// \my_processor|npcRes[29]~204_combout  = (\my_processor|npcRes[29]~203_combout  & ((\my_processor|checker|isBex~combout ) # ((\my_processor|getNPC|Add0~58_combout  & \my_processor|ALUOper|Equal0~20_combout ))))

	.dataa(\my_processor|getNPC|Add0~58_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|npcRes[29]~203_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~204 .lut_mask = 16'hEC00;
defparam \my_processor|npcRes[29]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneive_lcell_comb \my_processor|npcRes[29]~206 (
// Equation(s):
// \my_processor|npcRes[29]~206_combout  = (\my_processor|npcRes[29]~204_combout  & (((\my_processor|npcRes[29]~205_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[29]~205_combout ),
	.datad(\my_processor|npcRes[29]~204_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[29]~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[29]~206 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[29]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N11
dffeas \my_processor|pc_reg|q[29] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[29]~206_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[29] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N26
cycloneive_lcell_comb \my_processor|getNPC|Add0~58 (
// Equation(s):
// \my_processor|getNPC|Add0~58_combout  = (\my_processor|pc_reg|q [29] & (!\my_processor|getNPC|Add0~57 )) # (!\my_processor|pc_reg|q [29] & ((\my_processor|getNPC|Add0~57 ) # (GND)))
// \my_processor|getNPC|Add0~59  = CARRY((!\my_processor|getNPC|Add0~57 ) # (!\my_processor|pc_reg|q [29]))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~57 ),
	.combout(\my_processor|getNPC|Add0~58_combout ),
	.cout(\my_processor|getNPC|Add0~59 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~58 .lut_mask = 16'h3C3F;
defparam \my_processor|getNPC|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cycloneive_lcell_comb \my_processor|getBRes|Add0~60 (
// Equation(s):
// \my_processor|getBRes|Add0~60_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|getNPC|Add0~60_combout  $ (!\my_processor|getBRes|Add0~59 )))) # (GND)
// \my_processor|getBRes|Add0~61  = CARRY((\my_imem|altsyncram_component|auto_generated|q_a [16] & ((\my_processor|getNPC|Add0~60_combout ) # (!\my_processor|getBRes|Add0~59 ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [16] & 
// (\my_processor|getNPC|Add0~60_combout  & !\my_processor|getBRes|Add0~59 )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\my_processor|getNPC|Add0~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getBRes|Add0~59 ),
	.combout(\my_processor|getBRes|Add0~60_combout ),
	.cout(\my_processor|getBRes|Add0~61 ));
// synopsys translate_off
defparam \my_processor|getBRes|Add0~60 .lut_mask = 16'h698E;
defparam \my_processor|getBRes|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N14
cycloneive_lcell_comb \my_processor|npcRes[30]~211 (
// Equation(s):
// \my_processor|npcRes[30]~211_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~60_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~60_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~60_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getNPC|Add0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~211 .lut_mask = 16'hFC0C;
defparam \my_processor|npcRes[30]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneive_lcell_comb \my_processor|npcRes[30]~208 (
// Equation(s):
// \my_processor|npcRes[30]~208_combout  = (!\my_processor|checker|isJal~0_combout  & (!\my_processor|checker|isJ~1_combout  & ((\my_processor|getNPC|Add0~60_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~60_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isJ~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~208 .lut_mask = 16'h000E;
defparam \my_processor|npcRes[30]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N0
cycloneive_lcell_comb \my_processor|npcRes[30]~207 (
// Equation(s):
// \my_processor|npcRes[30]~207_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~60_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~60_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~60_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getBRes|Add0~60_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~207 .lut_mask = 16'hF3BB;
defparam \my_processor|npcRes[30]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N2
cycloneive_lcell_comb \my_processor|npcRes[30]~209 (
// Equation(s):
// \my_processor|npcRes[30]~209_combout  = (\my_processor|npcRes[30]~208_combout  & (\my_processor|npcRes[30]~207_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[30]~117_combout ))))

	.dataa(\my_processor|npcRes[30]~208_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_regfile|data_readRegA[30]~117_combout ),
	.datad(\my_processor|npcRes[30]~207_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~209 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[30]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N20
cycloneive_lcell_comb \my_processor|npcRes[30]~210 (
// Equation(s):
// \my_processor|npcRes[30]~210_combout  = (\my_processor|npcRes[30]~209_combout  & ((\my_processor|checker|isBex~combout ) # ((\my_processor|getNPC|Add0~60_combout  & \my_processor|ALUOper|Equal0~20_combout ))))

	.dataa(\my_processor|getNPC|Add0~60_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|npcRes[30]~209_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~210 .lut_mask = 16'hEC00;
defparam \my_processor|npcRes[30]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N28
cycloneive_lcell_comb \my_processor|npcRes[30]~212 (
// Equation(s):
// \my_processor|npcRes[30]~212_combout  = (\my_processor|npcRes[30]~210_combout  & (((\my_processor|npcRes[30]~211_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[30]~211_combout ),
	.datad(\my_processor|npcRes[30]~210_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[30]~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[30]~212 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[30]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N29
dffeas \my_processor|pc_reg|q[30] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[30]~212_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[30] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N28
cycloneive_lcell_comb \my_processor|getNPC|Add0~60 (
// Equation(s):
// \my_processor|getNPC|Add0~60_combout  = (\my_processor|pc_reg|q [30] & (\my_processor|getNPC|Add0~59  $ (GND))) # (!\my_processor|pc_reg|q [30] & (!\my_processor|getNPC|Add0~59  & VCC))
// \my_processor|getNPC|Add0~61  = CARRY((\my_processor|pc_reg|q [30] & !\my_processor|getNPC|Add0~59 ))

	.dataa(gnd),
	.datab(\my_processor|pc_reg|q [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_processor|getNPC|Add0~59 ),
	.combout(\my_processor|getNPC|Add0~60_combout ),
	.cout(\my_processor|getNPC|Add0~61 ));
// synopsys translate_off
defparam \my_processor|getNPC|Add0~60 .lut_mask = 16'hC30C;
defparam \my_processor|getNPC|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneive_lcell_comb \my_processor|getBRes|Add0~62 (
// Equation(s):
// \my_processor|getBRes|Add0~62_combout  = \my_imem|altsyncram_component|auto_generated|q_a [16] $ (\my_processor|getBRes|Add0~61  $ (\my_processor|getNPC|Add0~62_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [16]),
	.datac(gnd),
	.datad(\my_processor|getNPC|Add0~62_combout ),
	.cin(\my_processor|getBRes|Add0~61 ),
	.combout(\my_processor|getBRes|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getBRes|Add0~62 .lut_mask = 16'hC33C;
defparam \my_processor|getBRes|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \my_processor|npcRes[31]~217 (
// Equation(s):
// \my_processor|npcRes[31]~217_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~62_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~62_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~62_combout ),
	.datac(\my_processor|getBRes|Add0~62_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~217 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[31]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N30
cycloneive_lcell_comb \my_processor|npcRes[31]~214 (
// Equation(s):
// \my_processor|npcRes[31]~214_combout  = (!\my_processor|checker|isJ~1_combout  & (!\my_processor|checker|isJal~0_combout  & ((\my_processor|getNPC|Add0~62_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~62_combout ),
	.datab(\my_processor|checker|isJ~1_combout ),
	.datac(\my_processor|checker|isJal~0_combout ),
	.datad(\my_processor|checker|isJI~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~214 .lut_mask = 16'h0302;
defparam \my_processor|npcRes[31]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \my_processor|npcRes[31]~213 (
// Equation(s):
// \my_processor|npcRes[31]~213_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~62_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~62_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getNPC|Add0~62_combout ),
	.datac(\my_processor|getBRes|Add0~62_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~213 .lut_mask = 16'hF5DD;
defparam \my_processor|npcRes[31]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \my_processor|npcRes[31]~215 (
// Equation(s):
// \my_processor|npcRes[31]~215_combout  = (\my_processor|npcRes[31]~214_combout  & (\my_processor|npcRes[31]~213_combout  & ((\my_regfile|data_readRegA[31]~95_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[31]~95_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[31]~214_combout ),
	.datad(\my_processor|npcRes[31]~213_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~215 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[31]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \my_processor|npcRes[31]~216 (
// Equation(s):
// \my_processor|npcRes[31]~216_combout  = (\my_processor|npcRes[31]~215_combout  & ((\my_processor|checker|isBex~combout ) # ((\my_processor|getNPC|Add0~62_combout  & \my_processor|ALUOper|Equal0~20_combout ))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|getNPC|Add0~62_combout ),
	.datac(\my_processor|npcRes[31]~215_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~216 .lut_mask = 16'hE0A0;
defparam \my_processor|npcRes[31]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \my_processor|npcRes[31]~218 (
// Equation(s):
// \my_processor|npcRes[31]~218_combout  = (\my_processor|npcRes[31]~216_combout  & (((\my_processor|npcRes[31]~217_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[31]~217_combout ),
	.datad(\my_processor|npcRes[31]~216_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[31]~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[31]~218 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[31]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N7
dffeas \my_processor|pc_reg|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[31]~218_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[31] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N30
cycloneive_lcell_comb \my_processor|getNPC|Add0~62 (
// Equation(s):
// \my_processor|getNPC|Add0~62_combout  = \my_processor|getNPC|Add0~61  $ (\my_processor|pc_reg|q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_processor|pc_reg|q [31]),
	.cin(\my_processor|getNPC|Add0~61 ),
	.combout(\my_processor|getNPC|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|getNPC|Add0~62 .lut_mask = 16'h0FF0;
defparam \my_processor|getNPC|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[31]~334 (
// Equation(s):
// \my_processor|data_writeReg[31]~334_combout  = (\my_processor|data_writeReg[31]~324_combout  & (\my_processor|ALUOper|Selector32~0_combout  & ((\my_processor|ALUOper|Selector0~7_combout ) # (\my_processor|ALUOper|Selector0~10_combout )))) # 
// (!\my_processor|data_writeReg[31]~324_combout  & ((\my_processor|ALUOper|Selector0~7_combout ) # ((\my_processor|ALUOper|Selector0~10_combout ))))

	.dataa(\my_processor|data_writeReg[31]~324_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector32~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~334_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~334 .lut_mask = 16'hF5C4;
defparam \my_processor|data_writeReg[31]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \my_processor|data_writeReg[31]~321 (
// Equation(s):
// \my_processor|data_writeReg[31]~321_combout  = (\my_processor|checker|isLw~combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [31]))) # (!\my_processor|checker|isLw~combout  & (\my_processor|data_writeReg[31]~334_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~334_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~321_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~321 .lut_mask = 16'hF0CC;
defparam \my_processor|data_writeReg[31]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \my_processor|data_writeReg[31]~322 (
// Equation(s):
// \my_processor|data_writeReg[31]~322_combout  = (\my_processor|checker|isJal~0_combout  & ((\my_processor|getNPC|Add0~62_combout ) # ((\my_processor|data_writeReg[31]~323_combout  & \my_processor|data_writeReg[31]~321_combout )))) # 
// (!\my_processor|checker|isJal~0_combout  & (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[31]~321_combout ))))

	.dataa(\my_processor|checker|isJal~0_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|getNPC|Add0~62_combout ),
	.datad(\my_processor|data_writeReg[31]~321_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~322_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~322 .lut_mask = 16'hECA0;
defparam \my_processor|data_writeReg[31]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \my_regfile|regWriteCheck_loop[21].dffei|q[31] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[31]~322_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[21]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[21].dffei|q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~28 (
// Equation(s):
// \my_regfile|data_readRegB[31]~28_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout ) # (\my_regfile|regWriteCheck_loop[13].dffei|q [31])))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|regWriteCheck_loop[5].dffei|q [31] & (!\my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [31]),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|regWriteCheck_loop[13].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~28 .lut_mask = 16'hCEC2;
defparam \my_regfile|data_readRegB[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~29 (
// Equation(s):
// \my_regfile|data_readRegB[31]~29_combout  = (\my_regfile|data_readRegB[31]~28_combout  & (((\my_regfile|regWriteCheck_loop[29].dffei|q [31]) # (!\my_regfile|data_readRegB[31]~6_combout )))) # (!\my_regfile|data_readRegB[31]~28_combout  & 
// (\my_regfile|regWriteCheck_loop[21].dffei|q [31] & ((\my_regfile|data_readRegB[31]~6_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [31]),
	.datac(\my_regfile|data_readRegB[31]~28_combout ),
	.datad(\my_regfile|data_readRegB[31]~6_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~29 .lut_mask = 16'hCAF0;
defparam \my_regfile|data_readRegB[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~13 (
// Equation(s):
// \my_regfile|data_readRegB[31]~13_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (\my_processor|ctrl_readRegB[2]~3_combout )) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [31])) # (!\my_processor|ctrl_readRegB[2]~3_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [31])))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_processor|ctrl_readRegB[2]~3_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~13 .lut_mask = 16'hD9C8;
defparam \my_regfile|data_readRegB[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~14 (
// Equation(s):
// \my_regfile|data_readRegB[31]~14_combout  = (\my_regfile|data_readRegB[31]~13_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [31]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[31]~13_combout  & 
// (((\my_regfile|regWriteCheck_loop[27].dffei|q [31] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~13_combout ),
	.datab(\my_regfile|regWriteCheck_loop[31].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~14 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~10 (
// Equation(s):
// \my_regfile|data_readRegB[31]~10_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[6].dffei|q [31]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[2].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [31]),
	.datab(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~10 .lut_mask = 16'hFC22;
defparam \my_regfile|data_readRegB[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~11 (
// Equation(s):
// \my_regfile|data_readRegB[31]~11_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_regfile|data_readRegB[31]~10_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [31]))) # (!\my_regfile|data_readRegB[31]~10_combout  & 
// (\my_regfile|regWriteCheck_loop[3].dffei|q [31])))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|data_readRegB[31]~10_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [31]),
	.datad(\my_regfile|data_readRegB[31]~10_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~11 .lut_mask = 16'hF588;
defparam \my_regfile|data_readRegB[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~7 (
// Equation(s):
// \my_regfile|data_readRegB[31]~7_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [31]) # (\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & 
// (\my_regfile|regWriteCheck_loop[10].dffei|q [31] & ((!\my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~7 .lut_mask = 16'hAAE4;
defparam \my_regfile|data_readRegB[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~8 (
// Equation(s):
// \my_regfile|data_readRegB[31]~8_combout  = (\my_regfile|data_readRegB[31]~7_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [31]) # ((!\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_regfile|data_readRegB[31]~7_combout  & 
// (((\my_regfile|regWriteCheck_loop[14].dffei|q [31] & \my_processor|ctrl_readRegB[2]~3_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~7_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~8 .lut_mask = 16'hD8AA;
defparam \my_regfile|data_readRegB[31]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~12 (
// Equation(s):
// \my_regfile|data_readRegB[31]~12_combout  = (\my_regfile|data_readRegB[31]~9_combout  & (((\my_regfile|data_readRegB[31]~6_combout ) # (\my_regfile|data_readRegB[31]~8_combout )))) # (!\my_regfile|data_readRegB[31]~9_combout  & 
// (\my_regfile|data_readRegB[31]~11_combout  & (!\my_regfile|data_readRegB[31]~6_combout )))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~11_combout ),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[31]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~12 .lut_mask = 16'hAEA4;
defparam \my_regfile|data_readRegB[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~4 (
// Equation(s):
// \my_regfile|data_readRegB[31]~4_combout  = (\my_processor|ctrl_readRegB[0]~1_combout  & (((\my_processor|ctrl_readRegB[2]~3_combout )))) # (!\my_processor|ctrl_readRegB[0]~1_combout  & ((\my_processor|ctrl_readRegB[2]~3_combout  & 
// ((\my_regfile|regWriteCheck_loop[22].dffei|q [31]))) # (!\my_processor|ctrl_readRegB[2]~3_combout  & (\my_regfile|regWriteCheck_loop[18].dffei|q [31]))))

	.dataa(\my_processor|ctrl_readRegB[0]~1_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [31]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[2]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~4 .lut_mask = 16'hFA44;
defparam \my_regfile|data_readRegB[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~5 (
// Equation(s):
// \my_regfile|data_readRegB[31]~5_combout  = (\my_regfile|data_readRegB[31]~4_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [31]) # ((!\my_processor|ctrl_readRegB[0]~1_combout )))) # (!\my_regfile|data_readRegB[31]~4_combout  & 
// (((\my_regfile|regWriteCheck_loop[19].dffei|q [31] & \my_processor|ctrl_readRegB[0]~1_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [31]),
	.datab(\my_regfile|data_readRegB[31]~4_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [31]),
	.datad(\my_processor|ctrl_readRegB[0]~1_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~5 .lut_mask = 16'hB8CC;
defparam \my_regfile|data_readRegB[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~15 (
// Equation(s):
// \my_regfile|data_readRegB[31]~15_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~12_combout  & (\my_regfile|data_readRegB[31]~14_combout )) # (!\my_regfile|data_readRegB[31]~12_combout  & 
// ((\my_regfile|data_readRegB[31]~5_combout ))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~12_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~14_combout ),
	.datac(\my_regfile|data_readRegB[31]~12_combout ),
	.datad(\my_regfile|data_readRegB[31]~5_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~15 .lut_mask = 16'hDAD0;
defparam \my_regfile|data_readRegB[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~22 (
// Equation(s):
// \my_regfile|data_readRegB[31]~22_combout  = (\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~9_combout )))) # (!\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout  & 
// ((\my_regfile|regWriteCheck_loop[12].dffei|q [31]))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|regWriteCheck_loop[4].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [31]),
	.datac(\my_regfile|data_readRegB[31]~6_combout ),
	.datad(\my_regfile|data_readRegB[31]~9_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~22 .lut_mask = 16'hFC0A;
defparam \my_regfile|data_readRegB[31]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~23 (
// Equation(s):
// \my_regfile|data_readRegB[31]~23_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~22_combout  & (\my_regfile|regWriteCheck_loop[28].dffei|q [31])) # (!\my_regfile|data_readRegB[31]~22_combout  & 
// ((\my_regfile|regWriteCheck_loop[20].dffei|q [31]))))) # (!\my_regfile|data_readRegB[31]~6_combout  & (((\my_regfile|data_readRegB[31]~22_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [31]),
	.datab(\my_regfile|data_readRegB[31]~6_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [31]),
	.datad(\my_regfile|data_readRegB[31]~22_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~23 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[31]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~25 (
// Equation(s):
// \my_regfile|data_readRegB[31]~25_combout  = (\my_regfile|data_readRegB[31]~24_combout  & (((\my_regfile|data_readRegB[31]~653_combout )))) # (!\my_regfile|data_readRegB[31]~24_combout  & ((\my_regfile|data_readRegB[31]~653_combout  & 
// ((\my_regfile|data_readRegB[31]~23_combout ))) # (!\my_regfile|data_readRegB[31]~653_combout  & (\my_regfile|regWriteCheck_loop[16].dffei|q [31]))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [31]),
	.datab(\my_regfile|data_readRegB[31]~24_combout ),
	.datac(\my_regfile|data_readRegB[31]~653_combout ),
	.datad(\my_regfile|data_readRegB[31]~23_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~25 .lut_mask = 16'hF2C2;
defparam \my_regfile|data_readRegB[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~26 (
// Equation(s):
// \my_regfile|data_readRegB[31]~26_combout  = (\my_regfile|data_readRegB[31]~25_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [31]) # ((!\my_regfile|data_readRegB[31]~21_combout )))) # (!\my_regfile|data_readRegB[31]~25_combout  & 
// (((\my_regfile|regWriteCheck_loop[24].dffei|q [31] & \my_regfile|data_readRegB[31]~21_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[8].dffei|q [31]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [31]),
	.datac(\my_regfile|data_readRegB[31]~25_combout ),
	.datad(\my_regfile|data_readRegB[31]~21_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~26 .lut_mask = 16'hACF0;
defparam \my_regfile|data_readRegB[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~17 (
// Equation(s):
// \my_regfile|data_readRegB[31]~17_combout  = (\my_regfile|data_readRegB[31]~6_combout  & ((\my_regfile|data_readRegB[31]~9_combout ) # ((\my_regfile|regWriteCheck_loop[17].dffei|q [31])))) # (!\my_regfile|data_readRegB[31]~6_combout  & 
// (!\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [31]))))

	.dataa(\my_regfile|data_readRegB[31]~6_combout ),
	.datab(\my_regfile|data_readRegB[31]~9_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[1].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~17 .lut_mask = 16'hB9A8;
defparam \my_regfile|data_readRegB[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~18 (
// Equation(s):
// \my_regfile|data_readRegB[31]~18_combout  = (\my_regfile|data_readRegB[31]~9_combout  & ((\my_regfile|data_readRegB[31]~17_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [31])) # (!\my_regfile|data_readRegB[31]~17_combout  & 
// ((\my_regfile|regWriteCheck_loop[9].dffei|q [31]))))) # (!\my_regfile|data_readRegB[31]~9_combout  & (\my_regfile|data_readRegB[31]~17_combout ))

	.dataa(\my_regfile|data_readRegB[31]~9_combout ),
	.datab(\my_regfile|data_readRegB[31]~17_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [31]),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [31]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~18 .lut_mask = 16'hE6C4;
defparam \my_regfile|data_readRegB[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~27 (
// Equation(s):
// \my_regfile|data_readRegB[31]~27_combout  = (\my_regfile|data_readRegB[31]~651_combout  & ((\my_regfile|data_readRegB[31]~16_combout ) # ((\my_regfile|data_readRegB[31]~18_combout )))) # (!\my_regfile|data_readRegB[31]~651_combout  & 
// (!\my_regfile|data_readRegB[31]~16_combout  & (\my_regfile|data_readRegB[31]~26_combout )))

	.dataa(\my_regfile|data_readRegB[31]~651_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[31]~26_combout ),
	.datad(\my_regfile|data_readRegB[31]~18_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~27 .lut_mask = 16'hBA98;
defparam \my_regfile|data_readRegB[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \my_regfile|data_readRegB[31]~30 (
// Equation(s):
// \my_regfile|data_readRegB[31]~30_combout  = (\my_regfile|data_readRegB[31]~16_combout  & ((\my_regfile|data_readRegB[31]~27_combout  & (\my_regfile|data_readRegB[31]~29_combout )) # (!\my_regfile|data_readRegB[31]~27_combout  & 
// ((\my_regfile|data_readRegB[31]~15_combout ))))) # (!\my_regfile|data_readRegB[31]~16_combout  & (((\my_regfile|data_readRegB[31]~27_combout ))))

	.dataa(\my_regfile|data_readRegB[31]~29_combout ),
	.datab(\my_regfile|data_readRegB[31]~16_combout ),
	.datac(\my_regfile|data_readRegB[31]~15_combout ),
	.datad(\my_regfile|data_readRegB[31]~27_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegB[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegB[31]~30 .lut_mask = 16'hBBC0;
defparam \my_regfile|data_readRegB[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \my_processor|dataA[31]~0 (
// Equation(s):
// \my_processor|dataA[31]~0_combout  = (\my_processor|checker|isI~0_combout  & (\my_regfile|data_readRegB[31]~30_combout  & ((\my_processor|checker|isBex~combout )))) # (!\my_processor|checker|isI~0_combout  & (((\my_regfile|data_readRegA[31]~95_combout 
// ))))

	.dataa(\my_regfile|data_readRegB[31]~30_combout ),
	.datab(\my_processor|checker|isI~0_combout ),
	.datac(\my_regfile|data_readRegA[31]~95_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|dataA[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|dataA[31]~0 .lut_mask = 16'hB830;
defparam \my_processor|dataA[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneive_lcell_comb \my_processor|ALUOper|ShiftLeft0~4 (
// Equation(s):
// \my_processor|ALUOper|ShiftLeft0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [7] & (!\my_imem|altsyncram_component|auto_generated|q_a [8] & (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// !\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftLeft0~4 .lut_mask = 16'h0001;
defparam \my_processor|ALUOper|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~1 (
// Equation(s):
// \my_processor|ALUOper|Selector0~1_combout  = (\my_processor|dataA[31]~0_combout  & ((\my_processor|aulOper[0]~2_combout ) # ((!\my_imem|altsyncram_component|auto_generated|q_a [11] & \my_processor|ALUOper|ShiftLeft0~4_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datac(\my_processor|dataA[31]~0_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~1 .lut_mask = 16'hB0A0;
defparam \my_processor|ALUOper|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~2 (
// Equation(s):
// \my_processor|ALUOper|Selector0~2_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_processor|ALUOper|ShiftLeft0~11_combout ))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [10] & (\my_processor|ALUOper|ShiftLeft0~18_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~18_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~2 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~3 (
// Equation(s):
// \my_processor|ALUOper|Selector0~3_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [8] & (((\my_processor|ALUOper|ShiftLeft0~22_combout )))) # (!\my_imem|altsyncram_component|auto_generated|q_a [8] & 
// (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|dataA[30]~1_combout )))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|dataA[30]~1_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~3 .lut_mask = 16'hEA40;
defparam \my_processor|ALUOper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~4 (
// Equation(s):
// \my_processor|ALUOper|Selector0~4_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [10] & ((\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftLeft0~21_combout )) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [9] & ((\my_processor|ALUOper|Selector0~3_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|ShiftLeft0~21_combout ),
	.datad(\my_processor|ALUOper|Selector0~3_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~4 .lut_mask = 16'h3120;
defparam \my_processor|ALUOper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~5 (
// Equation(s):
// \my_processor|ALUOper|Selector0~5_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|ALUOper|Selector0~4_combout ) # ((\my_imem|altsyncram_component|auto_generated|q_a [10] & \my_processor|ALUOper|ShiftLeft0~29_combout 
// ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\my_processor|ALUOper|Selector0~4_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~5 .lut_mask = 16'h5450;
defparam \my_processor|ALUOper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~6 (
// Equation(s):
// \my_processor|ALUOper|Selector0~6_combout  = (\my_processor|ALUOper|Selector0~1_combout ) # ((!\my_processor|aulOper[0]~2_combout  & ((\my_processor|ALUOper|Selector0~2_combout ) # (\my_processor|ALUOper|Selector0~5_combout ))))

	.dataa(\my_processor|aulOper[0]~2_combout ),
	.datab(\my_processor|ALUOper|Selector0~1_combout ),
	.datac(\my_processor|ALUOper|Selector0~2_combout ),
	.datad(\my_processor|ALUOper|Selector0~5_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~6 .lut_mask = 16'hDDDC;
defparam \my_processor|ALUOper|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \my_processor|ALUOper|Selector0~7 (
// Equation(s):
// \my_processor|ALUOper|Selector0~7_combout  = (\my_processor|ALUOper|Selector0~0_combout  & ((\my_processor|aulOper[1]~3_combout  & ((\my_processor|ALUOper|Add0~62_combout ))) # (!\my_processor|aulOper[1]~3_combout  & 
// (\my_processor|ALUOper|Selector0~6_combout ))))

	.dataa(\my_processor|ALUOper|Selector0~0_combout ),
	.datab(\my_processor|aulOper[1]~3_combout ),
	.datac(\my_processor|ALUOper|Selector0~6_combout ),
	.datad(\my_processor|ALUOper|Add0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|Selector0~7 .lut_mask = 16'hA820;
defparam \my_processor|ALUOper|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[31]~41 (
// Equation(s):
// \my_processor|data_writeReg[31]~41_combout  = (\my_processor|data_writeReg[31]~324_combout  & (\my_processor|ALUOper|Selector32~0_combout  $ (((\my_processor|ALUOper|Selector0~7_combout ) # (\my_processor|ALUOper|Selector0~10_combout )))))

	.dataa(\my_processor|data_writeReg[31]~324_combout ),
	.datab(\my_processor|ALUOper|Selector0~7_combout ),
	.datac(\my_processor|ALUOper|Selector32~0_combout ),
	.datad(\my_processor|ALUOper|Selector0~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[31]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[31]~41 .lut_mask = 16'h0A28;
defparam \my_processor|data_writeReg[31]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \my_processor|data_writeReg[15]~139 (
// Equation(s):
// \my_processor|data_writeReg[15]~139_combout  = (\my_processor|checker|isSetx~1_combout  & (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[14]~329_combout ) # (!\my_processor|data_writeReg[31]~41_combout )))) # 
// (!\my_processor|checker|isSetx~1_combout  & (((\my_processor|data_writeReg[14]~329_combout ) # (!\my_processor|data_writeReg[31]~41_combout ))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[31]~41_combout ),
	.datad(\my_processor|data_writeReg[14]~329_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[15]~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[15]~139 .lut_mask = 16'hDD0D;
defparam \my_processor|data_writeReg[15]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~74 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~74_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & ((\my_processor|ALUOper|ShiftRight0~18_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// (\my_processor|ALUOper|ShiftRight0~63_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~63_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~74 .lut_mask = 16'hFC30;
defparam \my_processor|ALUOper|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~75 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~75_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9] & (\my_processor|ALUOper|ShiftRight0~73_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [9] & 
// ((\my_processor|ALUOper|ShiftRight0~74_combout )))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|ShiftRight0~73_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datad(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~75 .lut_mask = 16'hCFC0;
defparam \my_processor|ALUOper|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
cycloneive_lcell_comb \my_processor|data_writeReg[11]~155 (
// Equation(s):
// \my_processor|data_writeReg[11]~155_combout  = (\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|data_writeReg[14]~131_combout ) # ((\my_processor|ALUOper|ShiftRight0~93_combout )))) # (!\my_processor|data_writeReg[14]~132_combout  & 
// (!\my_processor|data_writeReg[14]~131_combout  & ((\my_processor|ALUOper|ShiftLeft0~60_combout ))))

	.dataa(\my_processor|data_writeReg[14]~132_combout ),
	.datab(\my_processor|data_writeReg[14]~131_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~93_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~155 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[11]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[11]~156 (
// Equation(s):
// \my_processor|data_writeReg[11]~156_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[11]~155_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[11]~155_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~70_combout ))) # (!\my_processor|data_writeReg[11]~155_combout  & (\my_processor|ALUOper|ShiftRight0~75_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datab(\my_processor|data_writeReg[14]~130_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~70_combout ),
	.datad(\my_processor|data_writeReg[11]~155_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~156 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[11]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
cycloneive_lcell_comb \my_processor|data_writeReg[11]~157 (
// Equation(s):
// \my_processor|data_writeReg[11]~157_combout  = (\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[4]~81_combout )) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[4]~81_combout  & 
// ((\my_processor|data_writeReg[11]~156_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|Add1~22_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|ALUOper|Add1~22_combout ),
	.datad(\my_processor|data_writeReg[11]~156_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~157 .lut_mask = 16'hDC98;
defparam \my_processor|data_writeReg[11]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
cycloneive_lcell_comb \my_processor|data_writeReg[11]~158 (
// Equation(s):
// \my_processor|data_writeReg[11]~158_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataB[11]~20_combout  & ((\my_processor|dataA[11]~20_combout ) # (\my_processor|data_writeReg[11]~157_combout ))) # 
// (!\my_processor|dataB[11]~20_combout  & (\my_processor|dataA[11]~20_combout  & \my_processor|data_writeReg[11]~157_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[11]~157_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|dataB[11]~20_combout ),
	.datac(\my_processor|dataA[11]~20_combout ),
	.datad(\my_processor|data_writeReg[11]~157_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~158 .lut_mask = 16'hFD80;
defparam \my_processor|data_writeReg[11]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
cycloneive_lcell_comb \my_processor|data_writeReg[11]~159 (
// Equation(s):
// \my_processor|data_writeReg[11]~159_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|ALUOper|Add0~22_combout ) # ((\my_processor|data_writeReg[14]~329_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & 
// (((!\my_processor|data_writeReg[14]~329_combout  & \my_processor|data_writeReg[11]~158_combout ))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|ALUOper|Add0~22_combout ),
	.datac(\my_processor|data_writeReg[14]~329_combout ),
	.datad(\my_processor|data_writeReg[11]~158_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~159 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[11]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
cycloneive_lcell_comb \my_processor|data_writeReg[11]~160 (
// Equation(s):
// \my_processor|data_writeReg[11]~160_combout  = (\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[11]~159_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [11]))) # (!\my_processor|data_writeReg[11]~159_combout  & 
// (\my_processor|getNPC|Add0~22_combout )))) # (!\my_processor|data_writeReg[14]~329_combout  & (((\my_processor|data_writeReg[11]~159_combout ))))

	.dataa(\my_processor|data_writeReg[14]~329_combout ),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(\my_processor|data_writeReg[11]~159_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~160 .lut_mask = 16'hF858;
defparam \my_processor|data_writeReg[11]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
cycloneive_lcell_comb \my_processor|data_writeReg[11]~161 (
// Equation(s):
// \my_processor|data_writeReg[11]~161_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [11] & ((\my_processor|data_writeReg[14]~330_combout ) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[11]~160_combout )))) # 
// (!\my_imem|altsyncram_component|auto_generated|q_a [11] & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[11]~160_combout ))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|data_writeReg[14]~330_combout ),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[11]~160_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[11]~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[11]~161 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[11]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N15
dffeas \my_regfile|regWriteCheck_loop[30].dffei|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[11]~161_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[30]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[30].dffei|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~530 (
// Equation(s):
// \my_regfile|data_readRegA[11]~530_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [11] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [11])))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [11] & 
// (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [11]))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [11]),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~530_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~530 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[11]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~529 (
// Equation(s):
// \my_regfile|data_readRegA[11]~529_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [11]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [11]) # ((\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~529_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~529 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[11]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~531 (
// Equation(s):
// \my_regfile|data_readRegA[11]~531_combout  = (\my_regfile|data_readRegA[11]~530_combout  & (\my_regfile|data_readRegA[11]~529_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [11]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|data_readRegA[11]~530_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[11]~529_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~531_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~531 .lut_mask = 16'h8A00;
defparam \my_regfile|data_readRegA[11]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~527 (
// Equation(s):
// \my_regfile|data_readRegA[11]~527_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [11]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~527_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~527 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[11]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~802 (
// Equation(s):
// \my_regfile|data_readRegA[11]~802_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [11]) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~802_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~802 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[11]~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~525 (
// Equation(s):
// \my_regfile|data_readRegA[11]~525_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [11]) # (\my_regfile|bca|bitcheck[22]~50_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [11]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [11]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [11]),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~525_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~525 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[11]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~526 (
// Equation(s):
// \my_regfile|data_readRegA[11]~526_combout  = (\my_regfile|data_readRegA[11]~802_combout  & (\my_regfile|data_readRegA[11]~525_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [11]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|data_readRegA[11]~802_combout ),
	.datac(\my_regfile|data_readRegA[11]~525_combout ),
	.datad(\my_regfile|regWriteCheck_loop[19].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~526_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~526 .lut_mask = 16'hC040;
defparam \my_regfile|data_readRegA[11]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~528 (
// Equation(s):
// \my_regfile|data_readRegA[11]~528_combout  = (\my_regfile|bca|bitcheck[25]~76_combout  & (\my_regfile|regWriteCheck_loop[25].dffei|q [11] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [11]) # (\my_regfile|bca|bitcheck[26]~57_combout )))) # 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [11]) # ((\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [11]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [11]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~528_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~528 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[11]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~532 (
// Equation(s):
// \my_regfile|data_readRegA[11]~532_combout  = (\my_regfile|data_readRegA[11]~531_combout  & (\my_regfile|data_readRegA[11]~527_combout  & (\my_regfile|data_readRegA[11]~526_combout  & \my_regfile|data_readRegA[11]~528_combout )))

	.dataa(\my_regfile|data_readRegA[11]~531_combout ),
	.datab(\my_regfile|data_readRegA[11]~527_combout ),
	.datac(\my_regfile|data_readRegA[11]~526_combout ),
	.datad(\my_regfile|data_readRegA[11]~528_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~532_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~532 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[11]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[11]~533 (
// Equation(s):
// \my_regfile|data_readRegA[11]~533_combout  = ((\my_regfile|data_readRegA[11]~532_combout  & \my_regfile|data_readRegA[11]~524_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[11]~532_combout ),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[0]~94_combout ),
	.datad(\my_regfile|data_readRegA[11]~524_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[11]~533_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[11]~533 .lut_mask = 16'hAF0F;
defparam \my_regfile|data_readRegA[11]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneive_lcell_comb \my_processor|npcRes[11]~80 (
// Equation(s):
// \my_processor|npcRes[11]~80_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~22_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(\my_processor|checker|isBex~combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~80 .lut_mask = 16'hFCFA;
defparam \my_processor|npcRes[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneive_lcell_comb \my_processor|npcRes[11]~81 (
// Equation(s):
// \my_processor|npcRes[11]~81_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~22_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~22_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(\my_processor|getBRes|Add0~22_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~81 .lut_mask = 16'hCCF0;
defparam \my_processor|npcRes[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneive_lcell_comb \my_processor|npcRes[11]~82 (
// Equation(s):
// \my_processor|npcRes[11]~82_combout  = (\my_processor|npcRes[11]~80_combout  & (((\my_processor|npcRes[11]~81_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[11]~80_combout ),
	.datad(\my_processor|npcRes[11]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~82 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[11]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneive_lcell_comb \my_processor|npcRes[11]~78 (
// Equation(s):
// \my_processor|npcRes[11]~78_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [11]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~78 .lut_mask = 16'hF3FF;
defparam \my_processor|npcRes[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneive_lcell_comb \my_processor|npcRes[11]~77 (
// Equation(s):
// \my_processor|npcRes[11]~77_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~22_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~22_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(\my_processor|getBRes|Add0~22_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~77 .lut_mask = 16'hF5DD;
defparam \my_processor|npcRes[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneive_lcell_comb \my_processor|npcRes[11]~79 (
// Equation(s):
// \my_processor|npcRes[11]~79_combout  = (\my_processor|npcRes[11]~78_combout  & (\my_processor|npcRes[11]~77_combout  & ((\my_processor|getNPC|Add0~22_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|npcRes[11]~78_combout ),
	.datab(\my_processor|getNPC|Add0~22_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[11]~77_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~79 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneive_lcell_comb \my_processor|npcRes[11]~83 (
// Equation(s):
// \my_processor|npcRes[11]~83_combout  = (\my_processor|npcRes[11]~82_combout  & (\my_processor|npcRes[11]~79_combout  & ((\my_regfile|data_readRegA[11]~533_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[11]~533_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[11]~82_combout ),
	.datad(\my_processor|npcRes[11]~79_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[11]~83 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y29_N25
dffeas \my_processor|pc_reg|q[11] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[11]~83_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[11] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~28 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~28_combout  = (\my_processor|checker|isBex~combout  & ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|checker|isBI~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~28 .lut_mask = 16'hC088;
defparam \my_regfile|bca|bitcheck[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \my_regfile|bca|bitcheck[23]~75 (
// Equation(s):
// \my_regfile|bca|bitcheck[23]~75_combout  = (\my_regfile|bca|bitcheck[3]~28_combout  & (\my_processor|ctrl_readRegA[2]~2_combout  & (!\my_processor|ctrl_readRegA[3]~5_combout  & \my_regfile|bca|bitcheck[23]~53_combout )))

	.dataa(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~5_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~53_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[23]~75 .lut_mask = 16'h0800;
defparam \my_regfile|bca|bitcheck[23]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~549 (
// Equation(s):
// \my_regfile|data_readRegA[10]~549_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & (((\my_regfile|regWriteCheck_loop[24].dffei|q [10]) # (\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [10]),
	.datac(\my_regfile|regWriteCheck_loop[24].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~549_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~549 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[10]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~550 (
// Equation(s):
// \my_regfile|data_readRegA[10]~550_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [10] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [10]) # (!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [10] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [10]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [10]),
	.datab(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [10]),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~550_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~550 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[10]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~552 (
// Equation(s):
// \my_regfile|data_readRegA[10]~552_combout  = (\my_regfile|bca|bitcheck[31]~65_combout  & ((\my_regfile|bca|bitcheck[30]~63_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [10])))) # (!\my_regfile|bca|bitcheck[31]~65_combout  & 
// (\my_regfile|regWriteCheck_loop[31].dffei|q [10] & ((\my_regfile|bca|bitcheck[30]~63_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [10]))))

	.dataa(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~552_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~552 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[10]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~551 (
// Equation(s):
// \my_regfile|data_readRegA[10]~551_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [10])) # (!\my_regfile|bca|bitcheck[27]~60_combout ))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [10]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[28].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~551_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~551 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[10]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~553 (
// Equation(s):
// \my_regfile|data_readRegA[10]~553_combout  = (\my_regfile|data_readRegA[10]~552_combout  & (\my_regfile|data_readRegA[10]~551_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [10]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [10]),
	.datab(\my_regfile|data_readRegA[10]~552_combout ),
	.datac(\my_regfile|data_readRegA[10]~551_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~553_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~553 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[10]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~547 (
// Equation(s):
// \my_regfile|data_readRegA[10]~547_combout  = (\my_regfile|bca|bitcheck[22]~50_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [10])) # (!\my_regfile|bca|bitcheck[21]~77_combout ))) # (!\my_regfile|bca|bitcheck[22]~50_combout  & 
// (\my_regfile|regWriteCheck_loop[22].dffei|q [10] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [10]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [10]),
	.datad(\my_regfile|regWriteCheck_loop[21].dffei|q [10]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~547_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~547 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[10]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~546 (
// Equation(s):
// \my_regfile|data_readRegA[10]~546_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [10]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [10]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~546_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~546 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[10]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~548 (
// Equation(s):
// \my_regfile|data_readRegA[10]~548_combout  = (\my_regfile|data_readRegA[10]~547_combout  & (\my_regfile|data_readRegA[10]~546_combout  & ((\my_regfile|regWriteCheck_loop[19].dffei|q [10]) # (!\my_regfile|bca|bitcheck[19]~48_combout ))))

	.dataa(\my_regfile|data_readRegA[10]~547_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [10]),
	.datad(\my_regfile|data_readRegA[10]~546_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~548_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~548 .lut_mask = 16'hA200;
defparam \my_regfile|data_readRegA[10]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~554 (
// Equation(s):
// \my_regfile|data_readRegA[10]~554_combout  = (\my_regfile|data_readRegA[10]~549_combout  & (\my_regfile|data_readRegA[10]~550_combout  & (\my_regfile|data_readRegA[10]~553_combout  & \my_regfile|data_readRegA[10]~548_combout )))

	.dataa(\my_regfile|data_readRegA[10]~549_combout ),
	.datab(\my_regfile|data_readRegA[10]~550_combout ),
	.datac(\my_regfile|data_readRegA[10]~553_combout ),
	.datad(\my_regfile|data_readRegA[10]~548_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~554_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~554 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[10]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[10]~555 (
// Equation(s):
// \my_regfile|data_readRegA[10]~555_combout  = ((\my_regfile|data_readRegA[10]~554_combout  & \my_regfile|data_readRegA[10]~545_combout )) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[10]~554_combout ),
	.datad(\my_regfile|data_readRegA[10]~545_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[10]~555_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[10]~555 .lut_mask = 16'hF333;
defparam \my_regfile|data_readRegA[10]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneive_lcell_comb \my_processor|npcRes[10]~73 (
// Equation(s):
// \my_processor|npcRes[10]~73_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~20_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(\my_processor|getNPC|Add0~20_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~73 .lut_mask = 16'hFFCA;
defparam \my_processor|npcRes[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneive_lcell_comb \my_processor|npcRes[10]~74 (
// Equation(s):
// \my_processor|npcRes[10]~74_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~20_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~20_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~20_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getBRes|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~74 .lut_mask = 16'hCFC0;
defparam \my_processor|npcRes[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneive_lcell_comb \my_processor|npcRes[10]~75 (
// Equation(s):
// \my_processor|npcRes[10]~75_combout  = (\my_processor|npcRes[10]~73_combout  & (((\my_processor|npcRes[10]~74_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[10]~73_combout ),
	.datad(\my_processor|npcRes[10]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~75 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N10
cycloneive_lcell_comb \my_processor|npcRes[10]~71 (
// Equation(s):
// \my_processor|npcRes[10]~71_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [10]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~71 .lut_mask = 16'hAFFF;
defparam \my_processor|npcRes[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
cycloneive_lcell_comb \my_processor|npcRes[10]~70 (
// Equation(s):
// \my_processor|npcRes[10]~70_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~20_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~20_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~20_combout ),
	.datab(\my_processor|getNPC|Add0~20_combout ),
	.datac(\my_processor|checker|isBlt~0_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~70 .lut_mask = 16'hAFCF;
defparam \my_processor|npcRes[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
cycloneive_lcell_comb \my_processor|npcRes[10]~72 (
// Equation(s):
// \my_processor|npcRes[10]~72_combout  = (\my_processor|npcRes[10]~71_combout  & (\my_processor|npcRes[10]~70_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~20_combout ))))

	.dataa(\my_processor|npcRes[10]~71_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~20_combout ),
	.datad(\my_processor|npcRes[10]~70_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~72 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N8
cycloneive_lcell_comb \my_processor|npcRes[10]~76 (
// Equation(s):
// \my_processor|npcRes[10]~76_combout  = (\my_processor|npcRes[10]~75_combout  & (\my_processor|npcRes[10]~72_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[10]~555_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[10]~555_combout ),
	.datac(\my_processor|npcRes[10]~75_combout ),
	.datad(\my_processor|npcRes[10]~72_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[10]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[10]~76 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[10]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y30_N9
dffeas \my_processor|pc_reg|q[10] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[10]~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[10] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005500014;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \my_processor|checker|isBex~0 (
// Equation(s):
// \my_processor|checker|isBex~0_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28]) # (!\my_imem|altsyncram_component|auto_generated|q_a [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\my_processor|checker|isBex~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isBex~0 .lut_mask = 16'h0FFF;
defparam \my_processor|checker|isBex~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \my_processor|checker|isBex (
// Equation(s):
// \my_processor|checker|isBex~combout  = (\my_imem|altsyncram_component|auto_generated|q_a [27]) # (((\my_imem|altsyncram_component|auto_generated|q_a [30]) # (\my_processor|checker|isBex~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [31]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_processor|checker|isBex~0_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isBex~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isBex .lut_mask = 16'hFFFB;
defparam \my_processor|checker|isBex .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneive_lcell_comb \my_processor|npcRes[9]~66 (
// Equation(s):
// \my_processor|npcRes[9]~66_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~18_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\my_processor|getNPC|Add0~18_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~66 .lut_mask = 16'hEFEC;
defparam \my_processor|npcRes[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneive_lcell_comb \my_processor|npcRes[9]~67 (
// Equation(s):
// \my_processor|npcRes[9]~67_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~18_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~18_combout )))

	.dataa(\my_processor|getNPC|Add0~18_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getBRes|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~67 .lut_mask = 16'hAFA0;
defparam \my_processor|npcRes[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneive_lcell_comb \my_processor|npcRes[9]~68 (
// Equation(s):
// \my_processor|npcRes[9]~68_combout  = (\my_processor|npcRes[9]~66_combout  & (((\my_processor|npcRes[9]~67_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|npcRes[9]~66_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|checker|isB~1_combout ),
	.datad(\my_processor|npcRes[9]~67_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~68 .lut_mask = 16'hAA2A;
defparam \my_processor|npcRes[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneive_lcell_comb \my_processor|npcRes[9]~64 (
// Equation(s):
// \my_processor|npcRes[9]~64_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [9]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|checker|isJ~0_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~64 .lut_mask = 16'hBFBF;
defparam \my_processor|npcRes[9]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneive_lcell_comb \my_processor|npcRes[9]~63 (
// Equation(s):
// \my_processor|npcRes[9]~63_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~18_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~18_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getNPC|Add0~18_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|getBRes|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~63 .lut_mask = 16'hFD5D;
defparam \my_processor|npcRes[9]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneive_lcell_comb \my_processor|npcRes[9]~65 (
// Equation(s):
// \my_processor|npcRes[9]~65_combout  = (\my_processor|npcRes[9]~64_combout  & (\my_processor|npcRes[9]~63_combout  & ((\my_processor|getNPC|Add0~18_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~18_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[9]~64_combout ),
	.datad(\my_processor|npcRes[9]~63_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~65 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneive_lcell_comb \my_processor|npcRes[9]~69 (
// Equation(s):
// \my_processor|npcRes[9]~69_combout  = (\my_processor|npcRes[9]~68_combout  & (\my_processor|npcRes[9]~65_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[9]~577_combout ))))

	.dataa(\my_processor|npcRes[9]~68_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_regfile|data_readRegA[9]~577_combout ),
	.datad(\my_processor|npcRes[9]~65_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[9]~69 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \my_processor|pc_reg|q[9] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[9]~69_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[9] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A5000000;
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \my_processor|checker|isSetx~0 (
// Equation(s):
// \my_processor|checker|isSetx~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [29] & (!\my_imem|altsyncram_component|auto_generated|q_a [30] & \my_imem|altsyncram_component|auto_generated|q_a [31]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isSetx~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSetx~0 .lut_mask = 16'h0C00;
defparam \my_processor|checker|isSetx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \my_processor|checker|isSetx~1 (
// Equation(s):
// \my_processor|checker|isSetx~1_combout  = (!\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_processor|checker|isSetx~0_combout  & \my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\my_processor|checker|isSetx~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|checker|isSetx~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSetx~1 .lut_mask = 16'h5000;
defparam \my_processor|checker|isSetx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \my_processor|data_writeReg[14]~330 (
// Equation(s):
// \my_processor|data_writeReg[14]~330_combout  = (\my_processor|checker|isSetx~1_combout  & ((\my_processor|checker|isSw~0_combout ) # ((!\my_processor|checker|isALU~1_combout  & !\my_processor|checker|isLw~combout ))))

	.dataa(\my_processor|checker|isSw~0_combout ),
	.datab(\my_processor|checker|isSetx~1_combout ),
	.datac(\my_processor|checker|isALU~1_combout ),
	.datad(\my_processor|checker|isLw~combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[14]~330 .lut_mask = 16'h888C;
defparam \my_processor|data_writeReg[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneive_lcell_comb \my_processor|data_writeReg[8]~135 (
// Equation(s):
// \my_processor|data_writeReg[8]~135_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[4]~81_combout  & ((\my_processor|dataB[8]~23_combout ) # (\my_processor|dataA[8]~23_combout ))) # 
// (!\my_processor|data_writeReg[4]~81_combout  & (\my_processor|dataB[8]~23_combout  & \my_processor|dataA[8]~23_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (\my_processor|data_writeReg[4]~81_combout ))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|dataB[8]~23_combout ),
	.datad(\my_processor|dataA[8]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~135 .lut_mask = 16'hECC4;
defparam \my_processor|data_writeReg[8]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[8]~133 (
// Equation(s):
// \my_processor|data_writeReg[8]~133_combout  = (\my_processor|data_writeReg[14]~131_combout  & (((\my_processor|data_writeReg[14]~132_combout )))) # (!\my_processor|data_writeReg[14]~131_combout  & ((\my_processor|data_writeReg[14]~132_combout  & 
// (\my_processor|ALUOper|ShiftRight0~90_combout )) # (!\my_processor|data_writeReg[14]~132_combout  & ((\my_processor|ALUOper|ShiftLeft0~51_combout )))))

	.dataa(\my_processor|data_writeReg[14]~131_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~90_combout ),
	.datac(\my_processor|data_writeReg[14]~132_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~133 .lut_mask = 16'hE5E0;
defparam \my_processor|data_writeReg[8]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \my_processor|data_writeReg[8]~134 (
// Equation(s):
// \my_processor|data_writeReg[8]~134_combout  = (\my_processor|data_writeReg[14]~130_combout  & (((\my_processor|data_writeReg[8]~133_combout )))) # (!\my_processor|data_writeReg[14]~130_combout  & ((\my_processor|data_writeReg[8]~133_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~15_combout ))) # (!\my_processor|data_writeReg[8]~133_combout  & (\my_processor|ALUOper|ShiftRight0~23_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~23_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~15_combout ),
	.datac(\my_processor|data_writeReg[14]~130_combout ),
	.datad(\my_processor|data_writeReg[8]~133_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~134 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[8]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \my_processor|data_writeReg[8]~136 (
// Equation(s):
// \my_processor|data_writeReg[8]~136_combout  = (\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[8]~135_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|data_writeReg[8]~135_combout  & 
// ((\my_processor|data_writeReg[8]~134_combout ))) # (!\my_processor|data_writeReg[8]~135_combout  & (\my_processor|ALUOper|Add1~16_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|ALUOper|Add1~16_combout ),
	.datac(\my_processor|data_writeReg[8]~135_combout ),
	.datad(\my_processor|data_writeReg[8]~134_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~136 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[8]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \my_processor|data_writeReg[8]~137 (
// Equation(s):
// \my_processor|data_writeReg[8]~137_combout  = (\my_processor|data_writeReg[14]~129_combout  & (\my_processor|data_writeReg[14]~329_combout )) # (!\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[14]~329_combout  & 
// (\my_processor|getNPC|Add0~16_combout )) # (!\my_processor|data_writeReg[14]~329_combout  & ((\my_processor|data_writeReg[8]~136_combout )))))

	.dataa(\my_processor|data_writeReg[14]~129_combout ),
	.datab(\my_processor|data_writeReg[14]~329_combout ),
	.datac(\my_processor|getNPC|Add0~16_combout ),
	.datad(\my_processor|data_writeReg[8]~136_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~137 .lut_mask = 16'hD9C8;
defparam \my_processor|data_writeReg[8]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \my_processor|data_writeReg[8]~138 (
// Equation(s):
// \my_processor|data_writeReg[8]~138_combout  = (\my_processor|data_writeReg[14]~129_combout  & ((\my_processor|data_writeReg[8]~137_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [8]))) # (!\my_processor|data_writeReg[8]~137_combout  & 
// (\my_processor|ALUOper|Add0~16_combout )))) # (!\my_processor|data_writeReg[14]~129_combout  & (((\my_processor|data_writeReg[8]~137_combout ))))

	.dataa(\my_processor|ALUOper|Add0~16_combout ),
	.datab(\my_processor|data_writeReg[14]~129_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|data_writeReg[8]~137_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~138 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[8]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \my_processor|data_writeReg[8]~140 (
// Equation(s):
// \my_processor|data_writeReg[8]~140_combout  = (\my_processor|data_writeReg[14]~330_combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # ((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[8]~138_combout )))) # 
// (!\my_processor|data_writeReg[14]~330_combout  & (((\my_processor|data_writeReg[15]~139_combout  & \my_processor|data_writeReg[8]~138_combout ))))

	.dataa(\my_processor|data_writeReg[14]~330_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|data_writeReg[15]~139_combout ),
	.datad(\my_processor|data_writeReg[8]~138_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[8]~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[8]~140 .lut_mask = 16'hF888;
defparam \my_processor|data_writeReg[8]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \my_regfile|regWriteCheck_loop[24].dffei|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[8]~140_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[24]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[24].dffei|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~593 (
// Equation(s):
// \my_regfile|data_readRegA[8]~593_combout  = (\my_regfile|regWriteCheck_loop[24].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|regWriteCheck_loop[24].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[24]~52_combout  & ((\my_regfile|regWriteCheck_loop[23].dffei|q [8]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[24].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~593_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~593 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~591 (
// Equation(s):
// \my_regfile|data_readRegA[8]~591_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[21]~46_combout ) # (!\my_processor|ctrl_readRegA[0]~0_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [8]),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~591_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~591 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[8]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~590 (
// Equation(s):
// \my_regfile|data_readRegA[8]~590_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [8]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [8]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~590_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~590 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[8]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~592 (
// Equation(s):
// \my_regfile|data_readRegA[8]~592_combout  = (\my_regfile|data_readRegA[8]~591_combout  & (\my_regfile|data_readRegA[8]~590_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [8]))))

	.dataa(\my_regfile|data_readRegA[8]~591_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [8]),
	.datad(\my_regfile|data_readRegA[8]~590_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~592_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~592 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[8]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~594 (
// Equation(s):
// \my_regfile|data_readRegA[8]~594_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [8])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [8]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~594_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~594 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[8]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~596 (
// Equation(s):
// \my_regfile|data_readRegA[8]~596_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [8] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [8])))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [8]))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~596_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~596 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[8]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~595 (
// Equation(s):
// \my_regfile|data_readRegA[8]~595_combout  = (\my_regfile|regWriteCheck_loop[27].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]) # ((\my_regfile|bca|bitcheck[28]~59_combout )))) # (!\my_regfile|regWriteCheck_loop[27].dffei|q [8] & 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [8]) # (\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[27].dffei|q [8]),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [8]),
	.datac(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~595_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~595 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[8]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~597 (
// Equation(s):
// \my_regfile|data_readRegA[8]~597_combout  = (\my_regfile|data_readRegA[8]~596_combout  & (\my_regfile|data_readRegA[8]~595_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [8]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|data_readRegA[8]~596_combout ),
	.datac(\my_regfile|regWriteCheck_loop[29].dffei|q [8]),
	.datad(\my_regfile|data_readRegA[8]~595_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~597_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~597 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[8]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~598 (
// Equation(s):
// \my_regfile|data_readRegA[8]~598_combout  = (\my_regfile|data_readRegA[8]~593_combout  & (\my_regfile|data_readRegA[8]~592_combout  & (\my_regfile|data_readRegA[8]~594_combout  & \my_regfile|data_readRegA[8]~597_combout )))

	.dataa(\my_regfile|data_readRegA[8]~593_combout ),
	.datab(\my_regfile|data_readRegA[8]~592_combout ),
	.datac(\my_regfile|data_readRegA[8]~594_combout ),
	.datad(\my_regfile|data_readRegA[8]~597_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~598_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~598 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~583 (
// Equation(s):
// \my_regfile|data_readRegA[8]~583_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [8]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~583_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~583 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[8]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~582 (
// Equation(s):
// \my_regfile|data_readRegA[8]~582_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [8]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [8]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~582_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~582 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[8]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~805 (
// Equation(s):
// \my_regfile|data_readRegA[8]~805_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # (((\my_processor|ctrl_readRegA[3]~8_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [8])) # (!\my_regfile|bca|bitcheck[3]~31_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [8]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~805_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~805 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[8]~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~580 (
// Equation(s):
// \my_regfile|data_readRegA[8]~580_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [8]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~580_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~580 .lut_mask = 16'h55F7;
defparam \my_regfile|data_readRegA[8]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~579 (
// Equation(s):
// \my_regfile|data_readRegA[8]~579_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [8]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [8]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~579_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~579 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[8]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~578 (
// Equation(s):
// \my_regfile|data_readRegA[8]~578_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [8])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [8])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [8]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~578_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~578 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[8]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~581 (
// Equation(s):
// \my_regfile|data_readRegA[8]~581_combout  = (\my_regfile|data_readRegA[8]~805_combout  & (\my_regfile|data_readRegA[8]~580_combout  & (\my_regfile|data_readRegA[8]~579_combout  & \my_regfile|data_readRegA[8]~578_combout )))

	.dataa(\my_regfile|data_readRegA[8]~805_combout ),
	.datab(\my_regfile|data_readRegA[8]~580_combout ),
	.datac(\my_regfile|data_readRegA[8]~579_combout ),
	.datad(\my_regfile|data_readRegA[8]~578_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~581_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~581 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~584 (
// Equation(s):
// \my_regfile|data_readRegA[8]~584_combout  = (\my_regfile|data_readRegA[8]~583_combout  & (\my_regfile|data_readRegA[8]~582_combout  & \my_regfile|data_readRegA[8]~581_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[8]~583_combout ),
	.datac(\my_regfile|data_readRegA[8]~582_combout ),
	.datad(\my_regfile|data_readRegA[8]~581_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~584_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~584 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[8]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~588 (
// Equation(s):
// \my_regfile|data_readRegA[8]~588_combout  = (\my_regfile|bca|bitcheck[18]~45_combout  & (((\my_regfile|regWriteCheck_loop[17].dffei|q [8]) # (!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|bca|bitcheck[18]~45_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[17].dffei|q [8]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~588_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~588 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[8]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~585 (
// Equation(s):
// \my_regfile|data_readRegA[8]~585_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [8]) # (!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [8]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~585_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~585 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[8]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~587 (
// Equation(s):
// \my_regfile|data_readRegA[8]~587_combout  = (\my_regfile|bca|bitcheck[13]~44_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [8] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [8]) # (\my_regfile|bca|bitcheck[16]~73_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [8]) # ((\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [8]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~587_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~587 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[8]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~586 (
// Equation(s):
// \my_regfile|data_readRegA[8]~586_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [8] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [8]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [8] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [8]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [8]),
	.datab(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [8]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~586_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~586 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[8]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~589 (
// Equation(s):
// \my_regfile|data_readRegA[8]~589_combout  = (\my_regfile|data_readRegA[8]~588_combout  & (\my_regfile|data_readRegA[8]~585_combout  & (\my_regfile|data_readRegA[8]~587_combout  & \my_regfile|data_readRegA[8]~586_combout )))

	.dataa(\my_regfile|data_readRegA[8]~588_combout ),
	.datab(\my_regfile|data_readRegA[8]~585_combout ),
	.datac(\my_regfile|data_readRegA[8]~587_combout ),
	.datad(\my_regfile|data_readRegA[8]~586_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~589_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~589 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[8]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[8]~599 (
// Equation(s):
// \my_regfile|data_readRegA[8]~599_combout  = ((\my_regfile|data_readRegA[8]~598_combout  & (\my_regfile|data_readRegA[8]~584_combout  & \my_regfile|data_readRegA[8]~589_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[8]~598_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[8]~584_combout ),
	.datad(\my_regfile|data_readRegA[8]~589_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[8]~599_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[8]~599 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[8]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \my_processor|npcRes[8]~60 (
// Equation(s):
// \my_processor|npcRes[8]~60_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~16_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~16_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~16_combout ),
	.datac(\my_processor|getNPC|Add0~16_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~60 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \my_processor|npcRes[8]~59 (
// Equation(s):
// \my_processor|npcRes[8]~59_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~16_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_processor|getNPC|Add0~16_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~59 .lut_mask = 16'hFAEE;
defparam \my_processor|npcRes[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \my_processor|npcRes[8]~61 (
// Equation(s):
// \my_processor|npcRes[8]~61_combout  = (\my_processor|npcRes[8]~59_combout  & (((\my_processor|npcRes[8]~60_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[8]~60_combout ),
	.datad(\my_processor|npcRes[8]~59_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~61 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \my_processor|npcRes[8]~57 (
// Equation(s):
// \my_processor|npcRes[8]~57_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [8]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [8]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~57 .lut_mask = 16'hF5FF;
defparam \my_processor|npcRes[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \my_processor|npcRes[8]~56 (
// Equation(s):
// \my_processor|npcRes[8]~56_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~16_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~16_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~16_combout ),
	.datac(\my_processor|getNPC|Add0~16_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~56 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \my_processor|npcRes[8]~58 (
// Equation(s):
// \my_processor|npcRes[8]~58_combout  = (\my_processor|npcRes[8]~57_combout  & (\my_processor|npcRes[8]~56_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~16_combout ))))

	.dataa(\my_processor|npcRes[8]~57_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~16_combout ),
	.datad(\my_processor|npcRes[8]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~58 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \my_processor|npcRes[8]~62 (
// Equation(s):
// \my_processor|npcRes[8]~62_combout  = (\my_processor|npcRes[8]~61_combout  & (\my_processor|npcRes[8]~58_combout  & ((\my_regfile|data_readRegA[8]~599_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[8]~599_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[8]~61_combout ),
	.datad(\my_processor|npcRes[8]~58_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[8]~62 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \my_processor|pc_reg|q[8] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[8]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[8] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \my_processor|data[6]~52 (
// Equation(s):
// \my_processor|data[6]~52_combout  = (((\my_regfile|data_readRegA[6]~644_combout ) # (!\my_processor|checker|isJr~4_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_regfile|data_readRegA[6]~644_combout ),
	.datad(\my_processor|checker|isJr~4_combout ),
	.cin(gnd),
	.combout(\my_processor|data[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[6]~52 .lut_mask = 16'hF7FF;
defparam \my_processor|data[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \my_processor|data[7]~53 (
// Equation(s):
// \my_processor|data[7]~53_combout  = (((\my_regfile|data_readRegA[7]~621_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_imem|altsyncram_component|auto_generated|q_a [28])) # (!\my_processor|checker|isJr~4_combout )

	.dataa(\my_processor|checker|isJr~4_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_regfile|data_readRegA[7]~621_combout ),
	.cin(gnd),
	.combout(\my_processor|data[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data[7]~53 .lut_mask = 16'hFF7F;
defparam \my_processor|data[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \my_dmem|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_processor|checker|isSw~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\my_processor|data[7]~53_combout ,\my_processor|data[6]~52_combout }),
	.portaaddr({\my_processor|getDmemAddr|Add0~22_combout ,\my_processor|getDmemAddr|Add0~20_combout ,\my_processor|getDmemAddr|Add0~18_combout ,\my_processor|getDmemAddr|Add0~16_combout ,\my_processor|getDmemAddr|Add0~14_combout ,\my_processor|getDmemAddr|Add0~12_combout ,
\my_processor|getDmemAddr|Add0~10_combout ,\my_processor|getDmemAddr|Add0~8_combout ,\my_processor|getDmemAddr|Add0~6_combout ,\my_processor|getDmemAddr|Add0~4_combout ,\my_processor|getDmemAddr|Add0~2_combout ,\my_processor|getDmemAddr|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_dmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ALTSYNCRAM";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \my_dmem|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[7]~118 (
// Equation(s):
// \my_processor|data_writeReg[7]~118_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [7])) # (!\my_processor|checker|isSetx~1_combout  & 
// ((\my_processor|getNPC|Add0~14_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|checker|isSetx~1_combout ),
	.datad(\my_processor|getNPC|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~118 .lut_mask = 16'h2320;
defparam \my_processor|data_writeReg[7]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[7]~119 (
// Equation(s):
// \my_processor|data_writeReg[7]~119_combout  = (\my_processor|data_writeReg[4]~80_combout  & ((\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|ShiftLeft0~46_combout )) # (!\my_processor|data_writeReg[4]~81_combout  & 
// ((\my_processor|ALUOper|Add1~14_combout ))))) # (!\my_processor|data_writeReg[4]~80_combout  & (((!\my_processor|data_writeReg[4]~81_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~46_combout ),
	.datab(\my_processor|data_writeReg[4]~80_combout ),
	.datac(\my_processor|ALUOper|Add1~14_combout ),
	.datad(\my_processor|data_writeReg[4]~81_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~119 .lut_mask = 16'h88F3;
defparam \my_processor|data_writeReg[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \my_processor|data_writeReg[7]~120 (
// Equation(s):
// \my_processor|data_writeReg[7]~120_combout  = (\my_processor|data_writeReg[7]~119_combout  & (((\my_processor|dataA[7]~24_combout  & \my_processor|dataB[7]~24_combout )) # (!\my_processor|data_writeReg[3]~63_combout ))) # 
// (!\my_processor|data_writeReg[7]~119_combout  & (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataA[7]~24_combout ) # (\my_processor|dataB[7]~24_combout ))))

	.dataa(\my_processor|dataA[7]~24_combout ),
	.datab(\my_processor|data_writeReg[7]~119_combout ),
	.datac(\my_processor|data_writeReg[3]~63_combout ),
	.datad(\my_processor|dataB[7]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~120 .lut_mask = 16'hBC2C;
defparam \my_processor|data_writeReg[7]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \my_processor|ALUOper|ShiftRight0~72 (
// Equation(s):
// \my_processor|ALUOper|ShiftRight0~72_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [7] & (\my_processor|ALUOper|ShiftRight0~21_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [7] & 
// ((\my_processor|ALUOper|ShiftRight0~59_combout )))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_processor|ALUOper|ShiftRight0~21_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~59_combout ),
	.cin(gnd),
	.combout(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ALUOper|ShiftRight0~72 .lut_mask = 16'hF3C0;
defparam \my_processor|ALUOper|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[7]~122 (
// Equation(s):
// \my_processor|data_writeReg[7]~122_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[4]~88_combout ) # ((\my_processor|ALUOper|ShiftRight0~87_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[4]~88_combout  & (\my_processor|ALUOper|ShiftRight0~72_combout )))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~122 .lut_mask = 16'hBA98;
defparam \my_processor|data_writeReg[7]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[7]~123 (
// Equation(s):
// \my_processor|data_writeReg[7]~123_combout  = (\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[7]~122_combout  & ((\my_processor|ALUOper|ShiftRight0~89_combout ))) # (!\my_processor|data_writeReg[7]~122_combout  & 
// (\my_processor|ALUOper|ShiftRight0~74_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & (((\my_processor|data_writeReg[7]~122_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~74_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|data_writeReg[7]~122_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~89_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~123 .lut_mask = 16'hF838;
defparam \my_processor|data_writeReg[7]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \my_processor|data_writeReg[7]~121 (
// Equation(s):
// \my_processor|data_writeReg[7]~121_combout  = (\my_processor|data_writeReg[4]~85_combout ) # ((\my_processor|data_writeReg[4]~328_combout  & \my_processor|ALUOper|Add0~14_combout ))

	.dataa(\my_processor|data_writeReg[4]~85_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~328_combout ),
	.datad(\my_processor|ALUOper|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~121 .lut_mask = 16'hFAAA;
defparam \my_processor|data_writeReg[7]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[7]~124 (
// Equation(s):
// \my_processor|data_writeReg[7]~124_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[7]~121_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[7]~121_combout  & 
// ((\my_processor|data_writeReg[7]~123_combout ))) # (!\my_processor|data_writeReg[7]~121_combout  & (\my_processor|data_writeReg[7]~120_combout ))))

	.dataa(\my_processor|data_writeReg[7]~120_combout ),
	.datab(\my_processor|data_writeReg[4]~327_combout ),
	.datac(\my_processor|data_writeReg[7]~123_combout ),
	.datad(\my_processor|data_writeReg[7]~121_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~124 .lut_mask = 16'hFC22;
defparam \my_processor|data_writeReg[7]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[7]~125 (
// Equation(s):
// \my_processor|data_writeReg[7]~125_combout  = (\my_processor|data_writeReg[4]~328_combout  & (!\my_processor|data_writeReg[4]~85_combout  & \my_processor|ALUOper|Add0~14_combout )) # (!\my_processor|data_writeReg[4]~328_combout  & 
// (\my_processor|data_writeReg[4]~85_combout ))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[4]~328_combout ),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|ALUOper|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~125 .lut_mask = 16'h3C30;
defparam \my_processor|data_writeReg[7]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \my_processor|data_writeReg[7]~126 (
// Equation(s):
// \my_processor|data_writeReg[7]~126_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[7]~125_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[7]~125_combout  & 
// ((\my_processor|data_writeReg[7]~123_combout ))) # (!\my_processor|data_writeReg[7]~125_combout  & (\my_processor|data_writeReg[7]~120_combout ))))

	.dataa(\my_processor|data_writeReg[7]~120_combout ),
	.datab(\my_processor|data_writeReg[7]~123_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[7]~125_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~126 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[7]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[7]~127 (
// Equation(s):
// \my_processor|data_writeReg[7]~127_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[7]~126_combout ) # (\my_dmem|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_processor|data_writeReg[7]~126_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~127 .lut_mask = 16'hCCC0;
defparam \my_processor|data_writeReg[7]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \my_processor|data_writeReg[7]~128 (
// Equation(s):
// \my_processor|data_writeReg[7]~128_combout  = (\my_processor|data_writeReg[7]~118_combout ) # ((\my_processor|data_writeReg[7]~127_combout  & ((\my_processor|data_writeReg[7]~124_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [7]),
	.datab(\my_processor|data_writeReg[7]~118_combout ),
	.datac(\my_processor|data_writeReg[7]~124_combout ),
	.datad(\my_processor|data_writeReg[7]~127_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[7]~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[7]~128 .lut_mask = 16'hFDCC;
defparam \my_processor|data_writeReg[7]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \my_regfile|regWriteCheck_loop[4].dffei|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[7]~128_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[4]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[4].dffei|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~604 (
// Equation(s):
// \my_regfile|data_readRegA[7]~604_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [7]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~604_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~604 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[7]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~605 (
// Equation(s):
// \my_regfile|data_readRegA[7]~605_combout  = (\my_regfile|regWriteCheck_loop[5].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[8].dffei|q [7]) # (\my_regfile|bca|bitcheck[8]~69_combout )))) # (!\my_regfile|regWriteCheck_loop[5].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|regWriteCheck_loop[8].dffei|q [7]) # (\my_regfile|bca|bitcheck[8]~69_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[5].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[8]~69_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~605_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~605 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~602 (
// Equation(s):
// \my_regfile|data_readRegA[7]~602_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [7]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~602_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~602 .lut_mask = 16'h0FDF;
defparam \my_regfile|data_readRegA[7]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~601 (
// Equation(s):
// \my_regfile|data_readRegA[7]~601_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [7])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~601_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~601 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[7]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~806 (
// Equation(s):
// \my_regfile|data_readRegA[7]~806_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [7]) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[2].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~806_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~806 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[7]~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~600 (
// Equation(s):
// \my_regfile|data_readRegA[7]~600_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [7])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [7]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~600_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~600 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[7]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~603 (
// Equation(s):
// \my_regfile|data_readRegA[7]~603_combout  = (\my_regfile|data_readRegA[7]~602_combout  & (\my_regfile|data_readRegA[7]~601_combout  & (\my_regfile|data_readRegA[7]~806_combout  & \my_regfile|data_readRegA[7]~600_combout )))

	.dataa(\my_regfile|data_readRegA[7]~602_combout ),
	.datab(\my_regfile|data_readRegA[7]~601_combout ),
	.datac(\my_regfile|data_readRegA[7]~806_combout ),
	.datad(\my_regfile|data_readRegA[7]~600_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~603_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~603 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~606 (
// Equation(s):
// \my_regfile|data_readRegA[7]~606_combout  = (\my_regfile|data_readRegA[7]~604_combout  & (\my_regfile|data_readRegA[7]~605_combout  & \my_regfile|data_readRegA[7]~603_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[7]~604_combout ),
	.datac(\my_regfile|data_readRegA[7]~605_combout ),
	.datad(\my_regfile|data_readRegA[7]~603_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~606_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~606 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[7]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~610 (
// Equation(s):
// \my_regfile|data_readRegA[7]~610_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [7]) # (!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [7] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [7]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~610_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~610 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[7]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~607 (
// Equation(s):
// \my_regfile|data_readRegA[7]~607_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [7] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [7])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|bca|bitcheck[10]~71_combout ) # ((\my_regfile|regWriteCheck_loop[10].dffei|q [7]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~607_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~607 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[7]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~609 (
// Equation(s):
// \my_regfile|data_readRegA[7]~609_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [7]) # ((\my_regfile|bca|bitcheck[16]~73_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [7]) # (\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~609_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~609 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[7]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~608 (
// Equation(s):
// \my_regfile|data_readRegA[7]~608_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [7]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~608_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~608 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[7]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~611 (
// Equation(s):
// \my_regfile|data_readRegA[7]~611_combout  = (\my_regfile|data_readRegA[7]~610_combout  & (\my_regfile|data_readRegA[7]~607_combout  & (\my_regfile|data_readRegA[7]~609_combout  & \my_regfile|data_readRegA[7]~608_combout )))

	.dataa(\my_regfile|data_readRegA[7]~610_combout ),
	.datab(\my_regfile|data_readRegA[7]~607_combout ),
	.datac(\my_regfile|data_readRegA[7]~609_combout ),
	.datad(\my_regfile|data_readRegA[7]~608_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~611_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~611 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~615 (
// Equation(s):
// \my_regfile|data_readRegA[7]~615_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [7])) # (!\my_regfile|bca|bitcheck[23]~75_combout ))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [7]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [7]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [7]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~615_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~615 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[7]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~616 (
// Equation(s):
// \my_regfile|data_readRegA[7]~616_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # ((!\my_regfile|bca|bitcheck[25]~76_combout )))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [7] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [7]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [7]),
	.datab(\my_regfile|regWriteCheck_loop[25].dffei|q [7]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~616_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~616 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[7]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~618 (
// Equation(s):
// \my_regfile|data_readRegA[7]~618_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [7] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [7])))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [7] & 
// (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [7]))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~618_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~618 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[7]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~617 (
// Equation(s):
// \my_regfile|data_readRegA[7]~617_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [7] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [7]) # ((\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [7]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~617_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~617 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[7]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~619 (
// Equation(s):
// \my_regfile|data_readRegA[7]~619_combout  = (\my_regfile|data_readRegA[7]~618_combout  & (\my_regfile|data_readRegA[7]~617_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [7]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [7]),
	.datab(\my_regfile|data_readRegA[7]~618_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[7]~617_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~619_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~619 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[7]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~613 (
// Equation(s):
// \my_regfile|data_readRegA[7]~613_combout  = (((\my_regfile|regWriteCheck_loop[22].dffei|q [7]) # (\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[7]~49_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [7]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~613_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~613 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[7]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~612 (
// Equation(s):
// \my_regfile|data_readRegA[7]~612_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [7] & (((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # (\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [7] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [7]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [7]),
	.datab(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [7]),
	.datad(\my_regfile|bca|bitcheck[20]~47_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~612_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~612 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[7]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~614 (
// Equation(s):
// \my_regfile|data_readRegA[7]~614_combout  = (\my_regfile|data_readRegA[7]~613_combout  & (\my_regfile|data_readRegA[7]~612_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [7]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|data_readRegA[7]~613_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [7]),
	.datad(\my_regfile|data_readRegA[7]~612_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~614_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~614 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[7]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~620 (
// Equation(s):
// \my_regfile|data_readRegA[7]~620_combout  = (\my_regfile|data_readRegA[7]~615_combout  & (\my_regfile|data_readRegA[7]~616_combout  & (\my_regfile|data_readRegA[7]~619_combout  & \my_regfile|data_readRegA[7]~614_combout )))

	.dataa(\my_regfile|data_readRegA[7]~615_combout ),
	.datab(\my_regfile|data_readRegA[7]~616_combout ),
	.datac(\my_regfile|data_readRegA[7]~619_combout ),
	.datad(\my_regfile|data_readRegA[7]~614_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~620_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~620 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[7]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[7]~621 (
// Equation(s):
// \my_regfile|data_readRegA[7]~621_combout  = ((\my_regfile|data_readRegA[7]~606_combout  & (\my_regfile|data_readRegA[7]~611_combout  & \my_regfile|data_readRegA[7]~620_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[7]~606_combout ),
	.datac(\my_regfile|data_readRegA[7]~611_combout ),
	.datad(\my_regfile|data_readRegA[7]~620_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[7]~621_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[7]~621 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[7]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \my_processor|npcRes[7]~53 (
// Equation(s):
// \my_processor|npcRes[7]~53_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~14_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~14_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~14_combout ),
	.datac(\my_processor|getNPC|Add0~14_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~53 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneive_lcell_comb \my_processor|npcRes[7]~52 (
// Equation(s):
// \my_processor|npcRes[7]~52_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~14_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\my_processor|getNPC|Add0~14_combout ),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~52 .lut_mask = 16'hEEFC;
defparam \my_processor|npcRes[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \my_processor|npcRes[7]~54 (
// Equation(s):
// \my_processor|npcRes[7]~54_combout  = (\my_processor|npcRes[7]~52_combout  & (((\my_processor|npcRes[7]~53_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[7]~53_combout ),
	.datad(\my_processor|npcRes[7]~52_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~54 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneive_lcell_comb \my_processor|npcRes[7]~50 (
// Equation(s):
// \my_processor|npcRes[7]~50_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [7]) # (!\my_processor|checker|isJ~0_combout )) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~50 .lut_mask = 16'hF3FF;
defparam \my_processor|npcRes[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \my_processor|npcRes[7]~49 (
// Equation(s):
// \my_processor|npcRes[7]~49_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~14_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~14_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~14_combout ),
	.datac(\my_processor|getNPC|Add0~14_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~49 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \my_processor|npcRes[7]~51 (
// Equation(s):
// \my_processor|npcRes[7]~51_combout  = (\my_processor|npcRes[7]~50_combout  & (\my_processor|npcRes[7]~49_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~14_combout ))))

	.dataa(\my_processor|npcRes[7]~50_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~14_combout ),
	.datad(\my_processor|npcRes[7]~49_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~51 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \my_processor|npcRes[7]~55 (
// Equation(s):
// \my_processor|npcRes[7]~55_combout  = (\my_processor|npcRes[7]~54_combout  & (\my_processor|npcRes[7]~51_combout  & ((\my_regfile|data_readRegA[7]~621_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[7]~621_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[7]~54_combout ),
	.datad(\my_processor|npcRes[7]~51_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[7]~55 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \my_processor|pc_reg|q[7] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[7]~55_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[7] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \my_processor|data_writeReg[6]~107 (
// Equation(s):
// \my_processor|data_writeReg[6]~107_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [6])) # (!\my_processor|checker|isSetx~1_combout  & 
// ((\my_processor|getNPC|Add0~12_combout )))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|checker|isSetx~1_combout ),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_processor|getNPC|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~107 .lut_mask = 16'h0B08;
defparam \my_processor|data_writeReg[6]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \my_processor|data_writeReg[6]~108 (
// Equation(s):
// \my_processor|data_writeReg[6]~108_combout  = (\my_processor|data_writeReg[4]~81_combout  & (\my_processor|data_writeReg[4]~80_combout  & ((\my_processor|ALUOper|ShiftLeft0~45_combout )))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (((\my_processor|ALUOper|Add1~12_combout )) # (!\my_processor|data_writeReg[4]~80_combout )))

	.dataa(\my_processor|data_writeReg[4]~81_combout ),
	.datab(\my_processor|data_writeReg[4]~80_combout ),
	.datac(\my_processor|ALUOper|Add1~12_combout ),
	.datad(\my_processor|ALUOper|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~108 .lut_mask = 16'hD951;
defparam \my_processor|data_writeReg[6]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \my_processor|data_writeReg[6]~109 (
// Equation(s):
// \my_processor|data_writeReg[6]~109_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataB[6]~25_combout  & ((\my_processor|dataA[6]~25_combout ) # (!\my_processor|data_writeReg[6]~108_combout ))) # 
// (!\my_processor|dataB[6]~25_combout  & (\my_processor|dataA[6]~25_combout  & !\my_processor|data_writeReg[6]~108_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[6]~108_combout ))))

	.dataa(\my_processor|data_writeReg[3]~63_combout ),
	.datab(\my_processor|dataB[6]~25_combout ),
	.datac(\my_processor|dataA[6]~25_combout ),
	.datad(\my_processor|data_writeReg[6]~108_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~109 .lut_mask = 16'hD5A8;
defparam \my_processor|data_writeReg[6]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneive_lcell_comb \my_processor|data_writeReg[6]~111 (
// Equation(s):
// \my_processor|data_writeReg[6]~111_combout  = (\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|data_writeReg[4]~88_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[4]~88_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~64_combout ))) # (!\my_processor|data_writeReg[4]~88_combout  & (\my_processor|ALUOper|ShiftRight0~60_combout ))))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~60_combout ),
	.datac(\my_processor|data_writeReg[4]~88_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~111 .lut_mask = 16'hF4A4;
defparam \my_processor|data_writeReg[6]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N0
cycloneive_lcell_comb \my_processor|data_writeReg[6]~112 (
// Equation(s):
// \my_processor|data_writeReg[6]~112_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[6]~111_combout  & ((\my_processor|ALUOper|ShiftRight0~86_combout ))) # (!\my_processor|data_writeReg[6]~111_combout  & 
// (\my_processor|ALUOper|ShiftRight0~83_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & (((\my_processor|data_writeReg[6]~111_combout ))))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~83_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~86_combout ),
	.datad(\my_processor|data_writeReg[6]~111_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~112 .lut_mask = 16'hF588;
defparam \my_processor|data_writeReg[6]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[6]~110 (
// Equation(s):
// \my_processor|data_writeReg[6]~110_combout  = (\my_processor|data_writeReg[4]~85_combout ) # ((\my_processor|ALUOper|Add0~12_combout  & \my_processor|data_writeReg[4]~328_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~12_combout ),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|data_writeReg[4]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~110 .lut_mask = 16'hFCF0;
defparam \my_processor|data_writeReg[6]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[6]~113 (
// Equation(s):
// \my_processor|data_writeReg[6]~113_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[6]~110_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[6]~110_combout  & 
// ((\my_processor|data_writeReg[6]~112_combout ))) # (!\my_processor|data_writeReg[6]~110_combout  & (\my_processor|data_writeReg[6]~109_combout ))))

	.dataa(\my_processor|data_writeReg[4]~327_combout ),
	.datab(\my_processor|data_writeReg[6]~109_combout ),
	.datac(\my_processor|data_writeReg[6]~112_combout ),
	.datad(\my_processor|data_writeReg[6]~110_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~113 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[6]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \my_processor|data_writeReg[6]~114 (
// Equation(s):
// \my_processor|data_writeReg[6]~114_combout  = (\my_processor|data_writeReg[4]~85_combout  & ((!\my_processor|data_writeReg[4]~328_combout ))) # (!\my_processor|data_writeReg[4]~85_combout  & (\my_processor|ALUOper|Add0~12_combout  & 
// \my_processor|data_writeReg[4]~328_combout ))

	.dataa(gnd),
	.datab(\my_processor|ALUOper|Add0~12_combout ),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|data_writeReg[4]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~114 .lut_mask = 16'h0CF0;
defparam \my_processor|data_writeReg[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \my_processor|data_writeReg[6]~115 (
// Equation(s):
// \my_processor|data_writeReg[6]~115_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[6]~114_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[6]~114_combout  & 
// ((\my_processor|data_writeReg[6]~112_combout ))) # (!\my_processor|data_writeReg[6]~114_combout  & (\my_processor|data_writeReg[6]~109_combout ))))

	.dataa(\my_processor|data_writeReg[6]~109_combout ),
	.datab(\my_processor|data_writeReg[6]~112_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[6]~114_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~115 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \my_processor|data_writeReg[6]~116 (
// Equation(s):
// \my_processor|data_writeReg[6]~116_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_dmem|altsyncram_component|auto_generated|q_a [6]) # (\my_processor|data_writeReg[6]~115_combout )))

	.dataa(gnd),
	.datab(\my_processor|data_writeReg[31]~323_combout ),
	.datac(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_processor|data_writeReg[6]~115_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~116 .lut_mask = 16'hCCC0;
defparam \my_processor|data_writeReg[6]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \my_processor|data_writeReg[6]~117 (
// Equation(s):
// \my_processor|data_writeReg[6]~117_combout  = (\my_processor|data_writeReg[6]~107_combout ) # ((\my_processor|data_writeReg[6]~116_combout  & ((\my_processor|data_writeReg[6]~113_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_processor|data_writeReg[6]~107_combout ),
	.datab(\my_dmem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|data_writeReg[6]~113_combout ),
	.datad(\my_processor|data_writeReg[6]~116_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[6]~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[6]~117 .lut_mask = 16'hFBAA;
defparam \my_processor|data_writeReg[6]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \my_regfile|regWriteCheck_loop[9].dffei|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[6]~117_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[9]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[9].dffei|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~630 (
// Equation(s):
// \my_regfile|data_readRegA[6]~630_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [6] & ((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6])))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & (((\my_regfile|bca|bitcheck[10]~71_combout ) # (\my_regfile|regWriteCheck_loop[10].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[9].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datad(\my_regfile|regWriteCheck_loop[10].dffei|q [6]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~630_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~630 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[6]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~633 (
// Equation(s):
// \my_regfile|data_readRegA[6]~633_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [6]) # (!\my_regfile|bca|bitcheck[17]~74_combout )))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [6]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[17]~74_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~633_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~633 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~632 (
// Equation(s):
// \my_regfile|data_readRegA[6]~632_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [6]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~632_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~632 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~631 (
// Equation(s):
// \my_regfile|data_readRegA[6]~631_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [6]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [6]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~631_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~631 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[6]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~634 (
// Equation(s):
// \my_regfile|data_readRegA[6]~634_combout  = (\my_regfile|data_readRegA[6]~630_combout  & (\my_regfile|data_readRegA[6]~633_combout  & (\my_regfile|data_readRegA[6]~632_combout  & \my_regfile|data_readRegA[6]~631_combout )))

	.dataa(\my_regfile|data_readRegA[6]~630_combout ),
	.datab(\my_regfile|data_readRegA[6]~633_combout ),
	.datac(\my_regfile|data_readRegA[6]~632_combout ),
	.datad(\my_regfile|data_readRegA[6]~631_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~634_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~634 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~638 (
// Equation(s):
// \my_regfile|data_readRegA[6]~638_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [6]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~638_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~638 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[6]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~639 (
// Equation(s):
// \my_regfile|data_readRegA[6]~639_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [6])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [6]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~639_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~639 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[6]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~635 (
// Equation(s):
// \my_regfile|data_readRegA[6]~635_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [6] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [6])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [6] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [6]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~635_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~635 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[6]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~636 (
// Equation(s):
// \my_regfile|data_readRegA[6]~636_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[21].dffei|q [6]) # ((!\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~636_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~636 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[6]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~637 (
// Equation(s):
// \my_regfile|data_readRegA[6]~637_combout  = (\my_regfile|data_readRegA[6]~635_combout  & (\my_regfile|data_readRegA[6]~636_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [6]))))

	.dataa(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datab(\my_regfile|data_readRegA[6]~635_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [6]),
	.datad(\my_regfile|data_readRegA[6]~636_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~637_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~637 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[6]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~641 (
// Equation(s):
// \my_regfile|data_readRegA[6]~641_combout  = (\my_regfile|regWriteCheck_loop[31].dffei|q [6] & (((\my_regfile|regWriteCheck_loop[30].dffei|q [6]) # (\my_regfile|bca|bitcheck[30]~63_combout )))) # (!\my_regfile|regWriteCheck_loop[31].dffei|q [6] & 
// (\my_regfile|bca|bitcheck[31]~65_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [6]) # (\my_regfile|bca|bitcheck[30]~63_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [6]),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~641_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~641 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[6]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~640 (
// Equation(s):
// \my_regfile|data_readRegA[6]~640_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [6]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [6]) # ((\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~640_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~640 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[6]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~642 (
// Equation(s):
// \my_regfile|data_readRegA[6]~642_combout  = (\my_regfile|data_readRegA[6]~641_combout  & (\my_regfile|data_readRegA[6]~640_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [6]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datab(\my_regfile|regWriteCheck_loop[29].dffei|q [6]),
	.datac(\my_regfile|data_readRegA[6]~641_combout ),
	.datad(\my_regfile|data_readRegA[6]~640_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~642_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~642 .lut_mask = 16'hD000;
defparam \my_regfile|data_readRegA[6]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~643 (
// Equation(s):
// \my_regfile|data_readRegA[6]~643_combout  = (\my_regfile|data_readRegA[6]~638_combout  & (\my_regfile|data_readRegA[6]~639_combout  & (\my_regfile|data_readRegA[6]~637_combout  & \my_regfile|data_readRegA[6]~642_combout )))

	.dataa(\my_regfile|data_readRegA[6]~638_combout ),
	.datab(\my_regfile|data_readRegA[6]~639_combout ),
	.datac(\my_regfile|data_readRegA[6]~637_combout ),
	.datad(\my_regfile|data_readRegA[6]~642_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~643_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~643 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~628 (
// Equation(s):
// \my_regfile|data_readRegA[6]~628_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [6]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~628_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~628 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[6]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~625 (
// Equation(s):
// \my_regfile|data_readRegA[6]~625_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # (((\my_processor|ctrl_readRegA[0]~0_combout  & \my_regfile|regWriteCheck_loop[1].dffei|q [6])) # (!\my_regfile|bca|bitcheck[1]~36_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~625_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~625 .lut_mask = 16'hECFF;
defparam \my_regfile|data_readRegA[6]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~626 (
// Equation(s):
// \my_regfile|data_readRegA[6]~626_combout  = (\my_regfile|data_readRegA[6]~625_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [6]) # ((!\my_regfile|bca|bitcheck[0]~32_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|data_readRegA[6]~625_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [6]),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_regfile|bca|bitcheck[0]~32_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~626_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~626 .lut_mask = 16'h8AAA;
defparam \my_regfile|data_readRegA[6]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~627 (
// Equation(s):
// \my_regfile|data_readRegA[6]~627_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [6] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [6]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & (((\my_regfile|regWriteCheck_loop[4].dffei|q [6]) # (\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[3].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[4].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~627_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~627 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[6]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~623 (
// Equation(s):
// \my_regfile|data_readRegA[6]~623_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[15].dffei|q [6]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[14].dffei|q [6]))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[14].dffei|q [6]),
	.datac(\my_regfile|regWriteCheck_loop[15].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~623_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~623 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[6]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~622 (
// Equation(s):
// \my_regfile|data_readRegA[6]~622_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [6]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [6]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[6].dffei|q [6]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [6]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~622_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~622 .lut_mask = 16'hE2FF;
defparam \my_regfile|data_readRegA[6]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~624 (
// Equation(s):
// \my_regfile|data_readRegA[6]~624_combout  = (\my_regfile|data_readRegA[6]~623_combout  & \my_regfile|data_readRegA[6]~622_combout )

	.dataa(\my_regfile|data_readRegA[6]~623_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[6]~622_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~624_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~624 .lut_mask = 16'hAA00;
defparam \my_regfile|data_readRegA[6]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~629 (
// Equation(s):
// \my_regfile|data_readRegA[6]~629_combout  = (\my_regfile|data_readRegA[6]~628_combout  & (\my_regfile|data_readRegA[6]~626_combout  & (\my_regfile|data_readRegA[6]~627_combout  & \my_regfile|data_readRegA[6]~624_combout )))

	.dataa(\my_regfile|data_readRegA[6]~628_combout ),
	.datab(\my_regfile|data_readRegA[6]~626_combout ),
	.datac(\my_regfile|data_readRegA[6]~627_combout ),
	.datad(\my_regfile|data_readRegA[6]~624_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~629_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~629 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[6]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[6]~644 (
// Equation(s):
// \my_regfile|data_readRegA[6]~644_combout  = ((\my_regfile|data_readRegA[6]~634_combout  & (\my_regfile|data_readRegA[6]~643_combout  & \my_regfile|data_readRegA[6]~629_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[6]~634_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[6]~643_combout ),
	.datad(\my_regfile|data_readRegA[6]~629_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[6]~644_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[6]~644 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[6]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N26
cycloneive_lcell_comb \my_processor|npcRes[6]~46 (
// Equation(s):
// \my_processor|npcRes[6]~46_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~12_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~12_combout )))

	.dataa(gnd),
	.datab(\my_processor|getNPC|Add0~12_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getBRes|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~46 .lut_mask = 16'hCFC0;
defparam \my_processor|npcRes[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N12
cycloneive_lcell_comb \my_processor|npcRes[6]~45 (
// Equation(s):
// \my_processor|npcRes[6]~45_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~12_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_processor|getNPC|Add0~12_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~45 .lut_mask = 16'hFFCA;
defparam \my_processor|npcRes[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneive_lcell_comb \my_processor|npcRes[6]~47 (
// Equation(s):
// \my_processor|npcRes[6]~47_combout  = (\my_processor|npcRes[6]~45_combout  & ((\my_processor|npcRes[6]~46_combout ) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_processor|checker|isB~1_combout ))))

	.dataa(\my_processor|npcRes[6]~46_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_processor|npcRes[6]~45_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~47 .lut_mask = 16'hBF00;
defparam \my_processor|npcRes[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneive_lcell_comb \my_processor|npcRes[6]~43 (
// Equation(s):
// \my_processor|npcRes[6]~43_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [6]) # ((!\my_imem|altsyncram_component|auto_generated|q_a [27]) # (!\my_processor|checker|isJ~0_combout ))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_processor|checker|isJ~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~43 .lut_mask = 16'hCFFF;
defparam \my_processor|npcRes[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneive_lcell_comb \my_processor|npcRes[6]~42 (
// Equation(s):
// \my_processor|npcRes[6]~42_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~12_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~12_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~12_combout ),
	.datac(\my_processor|getNPC|Add0~12_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~42 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N10
cycloneive_lcell_comb \my_processor|npcRes[6]~44 (
// Equation(s):
// \my_processor|npcRes[6]~44_combout  = (\my_processor|npcRes[6]~43_combout  & (\my_processor|npcRes[6]~42_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~12_combout ))))

	.dataa(\my_processor|checker|isJI~combout ),
	.datab(\my_processor|getNPC|Add0~12_combout ),
	.datac(\my_processor|npcRes[6]~43_combout ),
	.datad(\my_processor|npcRes[6]~42_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~44 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N20
cycloneive_lcell_comb \my_processor|npcRes[6]~48 (
// Equation(s):
// \my_processor|npcRes[6]~48_combout  = (\my_processor|npcRes[6]~47_combout  & (\my_processor|npcRes[6]~44_combout  & ((\my_regfile|data_readRegA[6]~644_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[6]~644_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[6]~47_combout ),
	.datad(\my_processor|npcRes[6]~44_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[6]~48 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y30_N21
dffeas \my_processor|pc_reg|q[6] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[6]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[6] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \my_processor|checker|isSw~0 (
// Equation(s):
// \my_processor|checker|isSw~0_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [28] & (\my_imem|altsyncram_component|auto_generated|q_a [27] & \my_processor|checker|isJr~4_combout ))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\my_processor|checker|isJr~4_combout ),
	.cin(gnd),
	.combout(\my_processor|checker|isSw~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isSw~0 .lut_mask = 16'h8800;
defparam \my_processor|checker|isSw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneive_lcell_comb \my_processor|data_writeReg[5]~96 (
// Equation(s):
// \my_processor|data_writeReg[5]~96_combout  = (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|checker|isSetx~1_combout  & (\my_imem|altsyncram_component|auto_generated|q_a [5])) # (!\my_processor|checker|isSetx~1_combout  & 
// ((\my_processor|getNPC|Add0~10_combout )))))

	.dataa(\my_processor|checker|isSetx~1_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_processor|getNPC|Add0~10_combout ),
	.datad(\my_processor|data_writeReg[31]~323_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~96 .lut_mask = 16'h00D8;
defparam \my_processor|data_writeReg[5]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \my_processor|data_writeReg[5]~97 (
// Equation(s):
// \my_processor|data_writeReg[5]~97_combout  = (\my_processor|data_writeReg[4]~81_combout  & (\my_processor|ALUOper|ShiftLeft0~43_combout  & (\my_processor|data_writeReg[4]~80_combout ))) # (!\my_processor|data_writeReg[4]~81_combout  & 
// (((\my_processor|ALUOper|Add1~10_combout ) # (!\my_processor|data_writeReg[4]~80_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~43_combout ),
	.datab(\my_processor|data_writeReg[4]~81_combout ),
	.datac(\my_processor|data_writeReg[4]~80_combout ),
	.datad(\my_processor|ALUOper|Add1~10_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~97 .lut_mask = 16'hB383;
defparam \my_processor|data_writeReg[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[5]~98 (
// Equation(s):
// \my_processor|data_writeReg[5]~98_combout  = (\my_processor|data_writeReg[3]~63_combout  & ((\my_processor|dataB[5]~26_combout  & ((\my_processor|dataA[5]~26_combout ) # (!\my_processor|data_writeReg[5]~97_combout ))) # (!\my_processor|dataB[5]~26_combout 
//  & (\my_processor|dataA[5]~26_combout  & !\my_processor|data_writeReg[5]~97_combout )))) # (!\my_processor|data_writeReg[3]~63_combout  & (((\my_processor|data_writeReg[5]~97_combout ))))

	.dataa(\my_processor|dataB[5]~26_combout ),
	.datab(\my_processor|data_writeReg[3]~63_combout ),
	.datac(\my_processor|dataA[5]~26_combout ),
	.datad(\my_processor|data_writeReg[5]~97_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~98 .lut_mask = 16'hB3C8;
defparam \my_processor|data_writeReg[5]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \my_processor|data_writeReg[5]~100 (
// Equation(s):
// \my_processor|data_writeReg[5]~100_combout  = (\my_processor|data_writeReg[4]~87_combout  & ((\my_processor|data_writeReg[4]~88_combout ) # ((\my_processor|ALUOper|ShiftRight0~80_combout )))) # (!\my_processor|data_writeReg[4]~87_combout  & 
// (!\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|ALUOper|ShiftRight0~47_combout ))))

	.dataa(\my_processor|data_writeReg[4]~87_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~80_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~100 .lut_mask = 16'hB9A8;
defparam \my_processor|data_writeReg[5]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[5]~101 (
// Equation(s):
// \my_processor|data_writeReg[5]~101_combout  = (\my_processor|data_writeReg[4]~88_combout  & ((\my_processor|data_writeReg[5]~100_combout  & ((\my_processor|ALUOper|ShiftRight0~82_combout ))) # (!\my_processor|data_writeReg[5]~100_combout  & 
// (\my_processor|ALUOper|ShiftRight0~42_combout )))) # (!\my_processor|data_writeReg[4]~88_combout  & (((\my_processor|data_writeReg[5]~100_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~42_combout ),
	.datab(\my_processor|data_writeReg[4]~88_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~82_combout ),
	.datad(\my_processor|data_writeReg[5]~100_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~101 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[5]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \my_processor|data_writeReg[5]~99 (
// Equation(s):
// \my_processor|data_writeReg[5]~99_combout  = (\my_processor|data_writeReg[4]~85_combout ) # ((\my_processor|ALUOper|Add0~10_combout  & \my_processor|data_writeReg[4]~328_combout ))

	.dataa(\my_processor|ALUOper|Add0~10_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[4]~85_combout ),
	.datad(\my_processor|data_writeReg[4]~328_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~99 .lut_mask = 16'hFAF0;
defparam \my_processor|data_writeReg[5]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \my_processor|data_writeReg[5]~102 (
// Equation(s):
// \my_processor|data_writeReg[5]~102_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[5]~99_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[5]~99_combout  & 
// ((\my_processor|data_writeReg[5]~101_combout ))) # (!\my_processor|data_writeReg[5]~99_combout  & (\my_processor|data_writeReg[5]~98_combout ))))

	.dataa(\my_processor|data_writeReg[5]~98_combout ),
	.datab(\my_processor|data_writeReg[5]~101_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[5]~99_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~102 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[5]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \my_processor|data_writeReg[5]~103 (
// Equation(s):
// \my_processor|data_writeReg[5]~103_combout  = (\my_processor|data_writeReg[4]~328_combout  & (\my_processor|ALUOper|Add0~10_combout  & !\my_processor|data_writeReg[4]~85_combout )) # (!\my_processor|data_writeReg[4]~328_combout  & 
// ((\my_processor|data_writeReg[4]~85_combout )))

	.dataa(\my_processor|data_writeReg[4]~328_combout ),
	.datab(gnd),
	.datac(\my_processor|ALUOper|Add0~10_combout ),
	.datad(\my_processor|data_writeReg[4]~85_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~103 .lut_mask = 16'h55A0;
defparam \my_processor|data_writeReg[5]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \my_processor|data_writeReg[5]~104 (
// Equation(s):
// \my_processor|data_writeReg[5]~104_combout  = (\my_processor|data_writeReg[4]~327_combout  & (((\my_processor|data_writeReg[5]~103_combout )))) # (!\my_processor|data_writeReg[4]~327_combout  & ((\my_processor|data_writeReg[5]~103_combout  & 
// ((\my_processor|data_writeReg[5]~101_combout ))) # (!\my_processor|data_writeReg[5]~103_combout  & (\my_processor|data_writeReg[5]~98_combout ))))

	.dataa(\my_processor|data_writeReg[5]~98_combout ),
	.datab(\my_processor|data_writeReg[5]~101_combout ),
	.datac(\my_processor|data_writeReg[4]~327_combout ),
	.datad(\my_processor|data_writeReg[5]~103_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~104 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[5]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \my_processor|data_writeReg[5]~105 (
// Equation(s):
// \my_processor|data_writeReg[5]~105_combout  = (\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[5]~104_combout ) # (\my_dmem|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\my_processor|data_writeReg[31]~323_combout ),
	.datab(gnd),
	.datac(\my_processor|data_writeReg[5]~104_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~105 .lut_mask = 16'hAAA0;
defparam \my_processor|data_writeReg[5]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \my_processor|data_writeReg[5]~106 (
// Equation(s):
// \my_processor|data_writeReg[5]~106_combout  = (\my_processor|data_writeReg[5]~96_combout ) # ((\my_processor|data_writeReg[5]~105_combout  & ((\my_processor|data_writeReg[5]~102_combout ) # (!\my_dmem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_dmem|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_processor|data_writeReg[5]~96_combout ),
	.datac(\my_processor|data_writeReg[5]~102_combout ),
	.datad(\my_processor|data_writeReg[5]~105_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[5]~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[5]~106 .lut_mask = 16'hFDCC;
defparam \my_processor|data_writeReg[5]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \my_regfile|regWriteCheck_loop[2].dffei|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg[5]~106_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[2]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[2].dffei|q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~648 (
// Equation(s):
// \my_regfile|data_readRegA[5]~648_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [5]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~648_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~648 .lut_mask = 16'h45FF;
defparam \my_regfile|data_readRegA[5]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~649 (
// Equation(s):
// \my_regfile|data_readRegA[5]~649_combout  = (\my_regfile|data_readRegA[5]~648_combout  & ((\my_regfile|regWriteCheck_loop[2].dffei|q [5]) # ((!\my_regfile|bca|bitcheck[3]~31_combout ) # (!\my_regfile|bca|bitcheck[0]~32_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[2].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_regfile|data_readRegA[5]~648_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~649_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~649 .lut_mask = 16'hBF00;
defparam \my_regfile|data_readRegA[5]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~650 (
// Equation(s):
// \my_regfile|data_readRegA[5]~650_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [5]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~650_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~650 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[5]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~646 (
// Equation(s):
// \my_regfile|data_readRegA[5]~646_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [5])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [5]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~646_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~646 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[5]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~645 (
// Equation(s):
// \my_regfile|data_readRegA[5]~645_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [5])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [5])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~645_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~645 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[5]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~647 (
// Equation(s):
// \my_regfile|data_readRegA[5]~647_combout  = (\my_regfile|data_readRegA[5]~646_combout  & \my_regfile|data_readRegA[5]~645_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[5]~646_combout ),
	.datad(\my_regfile|data_readRegA[5]~645_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~647_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~647 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[5]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~651 (
// Equation(s):
// \my_regfile|data_readRegA[5]~651_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & (((\my_regfile|regWriteCheck_loop[5].dffei|q [5])) # (!\my_regfile|bca|bitcheck[5]~70_combout ))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [5]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~651_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~651 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[5]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~652 (
// Equation(s):
// \my_regfile|data_readRegA[5]~652_combout  = (\my_regfile|data_readRegA[5]~649_combout  & (\my_regfile|data_readRegA[5]~650_combout  & (\my_regfile|data_readRegA[5]~647_combout  & \my_regfile|data_readRegA[5]~651_combout )))

	.dataa(\my_regfile|data_readRegA[5]~649_combout ),
	.datab(\my_regfile|data_readRegA[5]~650_combout ),
	.datac(\my_regfile|data_readRegA[5]~647_combout ),
	.datad(\my_regfile|data_readRegA[5]~651_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~652_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~652 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~653 (
// Equation(s):
// \my_regfile|data_readRegA[5]~653_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [5]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [5]) # ((\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~653_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~653 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[5]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~654 (
// Equation(s):
// \my_regfile|data_readRegA[5]~654_combout  = (\my_regfile|regWriteCheck_loop[12].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|regWriteCheck_loop[12].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[12]~72_combout  & ((\my_regfile|regWriteCheck_loop[11].dffei|q [5]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[12].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~654_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~654 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[5]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~656 (
// Equation(s):
// \my_regfile|data_readRegA[5]~656_combout  = (\my_regfile|bca|bitcheck[18]~45_combout  & (((\my_regfile|regWriteCheck_loop[17].dffei|q [5])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|bca|bitcheck[18]~45_combout  & 
// (\my_regfile|regWriteCheck_loop[18].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[17].dffei|q [5]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|bca|bitcheck[18]~45_combout ),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [5]),
	.datad(\my_regfile|regWriteCheck_loop[18].dffei|q [5]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~656_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~656 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[5]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~655 (
// Equation(s):
// \my_regfile|data_readRegA[5]~655_combout  = (\my_regfile|bca|bitcheck[13]~44_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # (\my_regfile|bca|bitcheck[16]~73_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [5]) # ((\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~655_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~655 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[5]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~657 (
// Equation(s):
// \my_regfile|data_readRegA[5]~657_combout  = (\my_regfile|data_readRegA[5]~653_combout  & (\my_regfile|data_readRegA[5]~654_combout  & (\my_regfile|data_readRegA[5]~656_combout  & \my_regfile|data_readRegA[5]~655_combout )))

	.dataa(\my_regfile|data_readRegA[5]~653_combout ),
	.datab(\my_regfile|data_readRegA[5]~654_combout ),
	.datac(\my_regfile|data_readRegA[5]~656_combout ),
	.datad(\my_regfile|data_readRegA[5]~655_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~657_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~657 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~661 (
// Equation(s):
// \my_regfile|data_readRegA[5]~661_combout  = (\my_regfile|regWriteCheck_loop[23].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # ((\my_regfile|bca|bitcheck[24]~52_combout )))) # (!\my_regfile|regWriteCheck_loop[23].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [5]) # (\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[23].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~661_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~661 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[5]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~664 (
// Equation(s):
// \my_regfile|data_readRegA[5]~664_combout  = (\my_regfile|regWriteCheck_loop[30].dffei|q [5] & (((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|regWriteCheck_loop[30].dffei|q [5] & 
// (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|regWriteCheck_loop[31].dffei|q [5]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[30].dffei|q [5]),
	.datab(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~664_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~664 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[5]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~663 (
// Equation(s):
// \my_regfile|data_readRegA[5]~663_combout  = (\my_regfile|bca|bitcheck[27]~60_combout  & (\my_regfile|regWriteCheck_loop[27].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # (\my_regfile|bca|bitcheck[28]~59_combout )))) # 
// (!\my_regfile|bca|bitcheck[27]~60_combout  & ((\my_regfile|regWriteCheck_loop[28].dffei|q [5]) # ((\my_regfile|bca|bitcheck[28]~59_combout ))))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~663_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~663 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[5]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~665 (
// Equation(s):
// \my_regfile|data_readRegA[5]~665_combout  = (\my_regfile|data_readRegA[5]~664_combout  & (\my_regfile|data_readRegA[5]~663_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [5]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [5]),
	.datab(\my_regfile|data_readRegA[5]~664_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[5]~663_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~665_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~665 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[5]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~662 (
// Equation(s):
// \my_regfile|data_readRegA[5]~662_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # ((\my_regfile|bca|bitcheck[26]~57_combout )))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [5] & 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|regWriteCheck_loop[26].dffei|q [5]) # (\my_regfile|bca|bitcheck[26]~57_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [5]),
	.datab(\my_regfile|regWriteCheck_loop[26].dffei|q [5]),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|bca|bitcheck[25]~76_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~662_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~662 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[5]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~658 (
// Equation(s):
// \my_regfile|data_readRegA[5]~658_combout  = ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[19].dffei|q [5]) # (!\my_regfile|bca|bitcheck[19]~56_combout ))) # (!\my_processor|ctrl_readRegA[0]~0_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_regfile|regWriteCheck_loop[19].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[19]~56_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~658_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~658 .lut_mask = 16'hFDFF;
defparam \my_regfile|data_readRegA[5]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~659 (
// Equation(s):
// \my_regfile|data_readRegA[5]~659_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [5] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [5]) # (\my_regfile|bca|bitcheck[22]~50_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & (((\my_regfile|regWriteCheck_loop[22].dffei|q [5]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|regWriteCheck_loop[21].dffei|q [5]),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [5]),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~659_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~659 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[5]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~660 (
// Equation(s):
// \my_regfile|data_readRegA[5]~660_combout  = (\my_regfile|data_readRegA[5]~658_combout  & (\my_regfile|data_readRegA[5]~659_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [5]))))

	.dataa(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datab(\my_regfile|data_readRegA[5]~658_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [5]),
	.datad(\my_regfile|data_readRegA[5]~659_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~660_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~660 .lut_mask = 16'hC800;
defparam \my_regfile|data_readRegA[5]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~666 (
// Equation(s):
// \my_regfile|data_readRegA[5]~666_combout  = (\my_regfile|data_readRegA[5]~661_combout  & (\my_regfile|data_readRegA[5]~665_combout  & (\my_regfile|data_readRegA[5]~662_combout  & \my_regfile|data_readRegA[5]~660_combout )))

	.dataa(\my_regfile|data_readRegA[5]~661_combout ),
	.datab(\my_regfile|data_readRegA[5]~665_combout ),
	.datac(\my_regfile|data_readRegA[5]~662_combout ),
	.datad(\my_regfile|data_readRegA[5]~660_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~666_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~666 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[5]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[5]~667 (
// Equation(s):
// \my_regfile|data_readRegA[5]~667_combout  = ((\my_regfile|data_readRegA[5]~652_combout  & (\my_regfile|data_readRegA[5]~657_combout  & \my_regfile|data_readRegA[5]~666_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[5]~652_combout ),
	.datac(\my_regfile|data_readRegA[5]~657_combout ),
	.datad(\my_regfile|data_readRegA[5]~666_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[5]~667_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[5]~667 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[5]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N0
cycloneive_lcell_comb \my_processor|npcRes[5]~36 (
// Equation(s):
// \my_processor|npcRes[5]~36_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [5]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~36 .lut_mask = 16'hCFFF;
defparam \my_processor|npcRes[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneive_lcell_comb \my_processor|npcRes[5]~35 (
// Equation(s):
// \my_processor|npcRes[5]~35_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~10_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~10_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~10_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getNPC|Add0~10_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~35 .lut_mask = 16'hBBF3;
defparam \my_processor|npcRes[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneive_lcell_comb \my_processor|npcRes[5]~37 (
// Equation(s):
// \my_processor|npcRes[5]~37_combout  = (\my_processor|npcRes[5]~36_combout  & (\my_processor|npcRes[5]~35_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~10_combout ))))

	.dataa(\my_processor|checker|isJI~combout ),
	.datab(\my_processor|getNPC|Add0~10_combout ),
	.datac(\my_processor|npcRes[5]~36_combout ),
	.datad(\my_processor|npcRes[5]~35_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~37 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneive_lcell_comb \my_processor|npcRes[5]~38 (
// Equation(s):
// \my_processor|npcRes[5]~38_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~10_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_processor|getNPC|Add0~10_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~38 .lut_mask = 16'hEFEA;
defparam \my_processor|npcRes[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N18
cycloneive_lcell_comb \my_processor|npcRes[5]~39 (
// Equation(s):
// \my_processor|npcRes[5]~39_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~10_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~10_combout ))

	.dataa(\my_processor|getBRes|Add0~10_combout ),
	.datab(\my_processor|getNPC|Add0~10_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~39 .lut_mask = 16'hCACA;
defparam \my_processor|npcRes[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneive_lcell_comb \my_processor|npcRes[5]~40 (
// Equation(s):
// \my_processor|npcRes[5]~40_combout  = (\my_processor|npcRes[5]~38_combout  & (((\my_processor|npcRes[5]~39_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[5]~38_combout ),
	.datad(\my_processor|npcRes[5]~39_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~40 .lut_mask = 16'hF070;
defparam \my_processor|npcRes[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneive_lcell_comb \my_processor|npcRes[5]~41 (
// Equation(s):
// \my_processor|npcRes[5]~41_combout  = (\my_processor|npcRes[5]~37_combout  & (\my_processor|npcRes[5]~40_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[5]~667_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[5]~667_combout ),
	.datac(\my_processor|npcRes[5]~37_combout ),
	.datad(\my_processor|npcRes[5]~40_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[5]~41 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N9
dffeas \my_processor|pc_reg|q[5] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[5]~41_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[5] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_imem|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\my_processor|pc_reg|q [11],\my_processor|pc_reg|q [10],\my_processor|pc_reg|q [9],\my_processor|pc_reg|q [8],\my_processor|pc_reg|q [7],\my_processor|pc_reg|q [6],\my_processor|pc_reg|q [5],\my_processor|pc_reg|q [4],\my_processor|pc_reg|q [3],\my_processor|pc_reg|q [2],\my_processor|pc_reg|q [1],
\my_processor|pc_reg|q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_imem|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file = "D:/xy/GDA/MS/ECE/550/Project Checkpoints/5/processor_o/Assembly/mif_outputs/basic_test.mif";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "imem:my_imem|altsyncram:altsyncram_component|altsyncram_aqg1:auto_generated|ALTSYNCRAM";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_imem|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA51168;
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \my_processor|ctrl_readRegA[0]~0 (
// Equation(s):
// \my_processor|ctrl_readRegA[0]~0_combout  = (\my_processor|checker|isBex~combout  & ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [22]))) # (!\my_processor|checker|isBI~combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[0]~0 .lut_mask = 16'hC088;
defparam \my_processor|ctrl_readRegA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \my_regfile|bca|bitcheck[9]~41 (
// Equation(s):
// \my_regfile|bca|bitcheck[9]~41_combout  = (\my_processor|ctrl_readRegA[0]~0_combout  & (\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[1]~36_combout ))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(gnd),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[9]~41 .lut_mask = 16'h8800;
defparam \my_regfile|bca|bitcheck[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~676 (
// Equation(s):
// \my_regfile|data_readRegA[4]~676_combout  = (\my_regfile|bca|bitcheck[9]~41_combout  & (\my_regfile|regWriteCheck_loop[9].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # (\my_regfile|bca|bitcheck[10]~71_combout )))) # 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [4]) # ((\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~676_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~676 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[4]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~677 (
// Equation(s):
// \my_regfile|data_readRegA[4]~677_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [4]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~677_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~677 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[4]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~679 (
// Equation(s):
// \my_regfile|data_readRegA[4]~679_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [4])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [4]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~679_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~679 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[4]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~678 (
// Equation(s):
// \my_regfile|data_readRegA[4]~678_combout  = (\my_regfile|regWriteCheck_loop[13].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [4]) # ((\my_regfile|bca|bitcheck[16]~73_combout )))) # (!\my_regfile|regWriteCheck_loop[13].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [4]) # (\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[13].dffei|q [4]),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~678_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~678 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~680 (
// Equation(s):
// \my_regfile|data_readRegA[4]~680_combout  = (\my_regfile|data_readRegA[4]~676_combout  & (\my_regfile|data_readRegA[4]~677_combout  & (\my_regfile|data_readRegA[4]~679_combout  & \my_regfile|data_readRegA[4]~678_combout )))

	.dataa(\my_regfile|data_readRegA[4]~676_combout ),
	.datab(\my_regfile|data_readRegA[4]~677_combout ),
	.datac(\my_regfile|data_readRegA[4]~679_combout ),
	.datad(\my_regfile|data_readRegA[4]~678_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~680_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~680 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~684 (
// Equation(s):
// \my_regfile|data_readRegA[4]~684_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [4] & ((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [4])))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & (((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [4]))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[23].dffei|q [4]),
	.datac(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~684_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~684 .lut_mask = 16'hDDD0;
defparam \my_regfile|data_readRegA[4]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~685 (
// Equation(s):
// \my_regfile|data_readRegA[4]~685_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [4])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [4]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~685_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~685 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[4]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~686 (
// Equation(s):
// \my_regfile|data_readRegA[4]~686_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [4]) # (!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [4]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~686_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~686 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[4]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~687 (
// Equation(s):
// \my_regfile|data_readRegA[4]~687_combout  = (\my_regfile|regWriteCheck_loop[31].dffei|q [4] & (((\my_regfile|regWriteCheck_loop[30].dffei|q [4]) # (\my_regfile|bca|bitcheck[30]~63_combout )))) # (!\my_regfile|regWriteCheck_loop[31].dffei|q [4] & 
// (\my_regfile|bca|bitcheck[31]~65_combout  & ((\my_regfile|regWriteCheck_loop[30].dffei|q [4]) # (\my_regfile|bca|bitcheck[30]~63_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[31].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~687_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~687 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[4]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~688 (
// Equation(s):
// \my_regfile|data_readRegA[4]~688_combout  = (\my_regfile|data_readRegA[4]~686_combout  & (\my_regfile|data_readRegA[4]~687_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [4]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [4]),
	.datab(\my_regfile|data_readRegA[4]~686_combout ),
	.datac(\my_regfile|data_readRegA[4]~687_combout ),
	.datad(\my_regfile|bca|bitcheck[29]~67_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~688_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~688 .lut_mask = 16'h80C0;
defparam \my_regfile|data_readRegA[4]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~681 (
// Equation(s):
// \my_regfile|data_readRegA[4]~681_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [4] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [4])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [4] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [4]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [4]),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~681_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~681 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[4]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~682 (
// Equation(s):
// \my_regfile|data_readRegA[4]~682_combout  = (\my_regfile|bca|bitcheck[21]~77_combout  & (\my_regfile|regWriteCheck_loop[21].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # (\my_regfile|bca|bitcheck[22]~50_combout )))) # 
// (!\my_regfile|bca|bitcheck[21]~77_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [4]) # ((\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~682_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~682 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[4]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~683 (
// Equation(s):
// \my_regfile|data_readRegA[4]~683_combout  = (\my_regfile|data_readRegA[4]~681_combout  & \my_regfile|data_readRegA[4]~682_combout )

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[4]~681_combout ),
	.datac(gnd),
	.datad(\my_regfile|data_readRegA[4]~682_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~683_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~683 .lut_mask = 16'hCC00;
defparam \my_regfile|data_readRegA[4]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~689 (
// Equation(s):
// \my_regfile|data_readRegA[4]~689_combout  = (\my_regfile|data_readRegA[4]~684_combout  & (\my_regfile|data_readRegA[4]~685_combout  & (\my_regfile|data_readRegA[4]~688_combout  & \my_regfile|data_readRegA[4]~683_combout )))

	.dataa(\my_regfile|data_readRegA[4]~684_combout ),
	.datab(\my_regfile|data_readRegA[4]~685_combout ),
	.datac(\my_regfile|data_readRegA[4]~688_combout ),
	.datad(\my_regfile|data_readRegA[4]~683_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~689_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~689 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~674 (
// Equation(s):
// \my_regfile|data_readRegA[4]~674_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [4]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~674_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~674 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[4]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~671 (
// Equation(s):
// \my_regfile|data_readRegA[4]~671_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [4]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[1]~36_combout ),
	.datac(\my_regfile|regWriteCheck_loop[1].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~671_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~671 .lut_mask = 16'h7377;
defparam \my_regfile|data_readRegA[4]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~672 (
// Equation(s):
// \my_regfile|data_readRegA[4]~672_combout  = (\my_regfile|data_readRegA[4]~671_combout  & (((\my_regfile|regWriteCheck_loop[2].dffei|q [4]) # (!\my_regfile|bca|bitcheck[3]~31_combout )) # (!\my_regfile|bca|bitcheck[0]~32_combout )))

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|data_readRegA[4]~671_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [4]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~672_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~672 .lut_mask = 16'hCC4C;
defparam \my_regfile|data_readRegA[4]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~669 (
// Equation(s):
// \my_regfile|data_readRegA[4]~669_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [4])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [4])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_regfile|regWriteCheck_loop[15].dffei|q [4]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~669_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~669 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[4]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~668 (
// Equation(s):
// \my_regfile|data_readRegA[4]~668_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[7].dffei|q [4]))) # (!\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[6].dffei|q [4]))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[6].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[7].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~668_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~668 .lut_mask = 16'hE4FF;
defparam \my_regfile|data_readRegA[4]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~670 (
// Equation(s):
// \my_regfile|data_readRegA[4]~670_combout  = (\my_regfile|data_readRegA[4]~669_combout  & \my_regfile|data_readRegA[4]~668_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_regfile|data_readRegA[4]~669_combout ),
	.datad(\my_regfile|data_readRegA[4]~668_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~670_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~670 .lut_mask = 16'hF000;
defparam \my_regfile|data_readRegA[4]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~673 (
// Equation(s):
// \my_regfile|data_readRegA[4]~673_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [4] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [4]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [4]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [4]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [4]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~673_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~673 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[4]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~675 (
// Equation(s):
// \my_regfile|data_readRegA[4]~675_combout  = (\my_regfile|data_readRegA[4]~674_combout  & (\my_regfile|data_readRegA[4]~672_combout  & (\my_regfile|data_readRegA[4]~670_combout  & \my_regfile|data_readRegA[4]~673_combout )))

	.dataa(\my_regfile|data_readRegA[4]~674_combout ),
	.datab(\my_regfile|data_readRegA[4]~672_combout ),
	.datac(\my_regfile|data_readRegA[4]~670_combout ),
	.datad(\my_regfile|data_readRegA[4]~673_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~675_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~675 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[4]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[4]~690 (
// Equation(s):
// \my_regfile|data_readRegA[4]~690_combout  = ((\my_regfile|data_readRegA[4]~680_combout  & (\my_regfile|data_readRegA[4]~689_combout  & \my_regfile|data_readRegA[4]~675_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[4]~680_combout ),
	.datac(\my_regfile|data_readRegA[4]~689_combout ),
	.datad(\my_regfile|data_readRegA[4]~675_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[4]~690_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[4]~690 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[4]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneive_lcell_comb \my_processor|npcRes[4]~32 (
// Equation(s):
// \my_processor|npcRes[4]~32_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~8_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~8_combout ))

	.dataa(\my_processor|getBRes|Add0~8_combout ),
	.datab(gnd),
	.datac(\my_processor|getNPC|Add0~8_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~32 .lut_mask = 16'hF0AA;
defparam \my_processor|npcRes[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \my_processor|npcRes[4]~31 (
// Equation(s):
// \my_processor|npcRes[4]~31_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~8_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_processor|getNPC|Add0~8_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~31 .lut_mask = 16'hFCEE;
defparam \my_processor|npcRes[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \my_processor|npcRes[4]~33 (
// Equation(s):
// \my_processor|npcRes[4]~33_combout  = (\my_processor|npcRes[4]~31_combout  & (((\my_processor|npcRes[4]~32_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|checker|isB~1_combout ),
	.datac(\my_processor|npcRes[4]~32_combout ),
	.datad(\my_processor|npcRes[4]~31_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~33 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \my_processor|npcRes[4]~29 (
// Equation(s):
// \my_processor|npcRes[4]~29_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [4]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~29 .lut_mask = 16'hDDFF;
defparam \my_processor|npcRes[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneive_lcell_comb \my_processor|npcRes[4]~28 (
// Equation(s):
// \my_processor|npcRes[4]~28_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~8_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~8_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~8_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getBRes|Add0~8_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~28 .lut_mask = 16'hF3BB;
defparam \my_processor|npcRes[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \my_processor|npcRes[4]~30 (
// Equation(s):
// \my_processor|npcRes[4]~30_combout  = (\my_processor|npcRes[4]~29_combout  & (\my_processor|npcRes[4]~28_combout  & ((\my_processor|getNPC|Add0~8_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~8_combout ),
	.datab(\my_processor|npcRes[4]~29_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[4]~28_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~30 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \my_processor|npcRes[4]~34 (
// Equation(s):
// \my_processor|npcRes[4]~34_combout  = (\my_processor|npcRes[4]~33_combout  & (\my_processor|npcRes[4]~30_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[4]~690_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[4]~690_combout ),
	.datac(\my_processor|npcRes[4]~33_combout ),
	.datad(\my_processor|npcRes[4]~30_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[4]~34 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \my_processor|pc_reg|q[4] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[4]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[4] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneive_lcell_comb \my_processor|data_writeReg[3]~77 (
// Equation(s):
// \my_processor|data_writeReg[3]~77_combout  = (\my_processor|data_writeReg[31]~323_combout  & (((\my_processor|data_writeReg[3]~326_combout )))) # (!\my_processor|data_writeReg[31]~323_combout  & ((\my_processor|data_writeReg[3]~326_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [3]))) # (!\my_processor|data_writeReg[3]~326_combout  & (\my_processor|getNPC|Add0~6_combout ))))

	.dataa(\my_processor|getNPC|Add0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|data_writeReg[31]~323_combout ),
	.datad(\my_processor|data_writeReg[3]~326_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~77 .lut_mask = 16'hFC0A;
defparam \my_processor|data_writeReg[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \my_processor|data_writeReg[3]~73 (
// Equation(s):
// \my_processor|data_writeReg[3]~73_combout  = (\my_processor|data_writeReg[3]~59_combout  & ((\my_processor|data_writeReg[3]~60_combout  & (\my_processor|ALUOper|ShiftLeft0~34_combout )) # (!\my_processor|data_writeReg[3]~60_combout  & 
// ((\my_processor|ALUOper|Add1~6_combout ))))) # (!\my_processor|data_writeReg[3]~59_combout  & (((!\my_processor|data_writeReg[3]~60_combout ))))

	.dataa(\my_processor|ALUOper|ShiftLeft0~34_combout ),
	.datab(\my_processor|data_writeReg[3]~59_combout ),
	.datac(\my_processor|data_writeReg[3]~60_combout ),
	.datad(\my_processor|ALUOper|Add1~6_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~73 .lut_mask = 16'h8F83;
defparam \my_processor|data_writeReg[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \my_processor|data_writeReg[3]~71 (
// Equation(s):
// \my_processor|data_writeReg[3]~71_combout  = (\my_processor|data_writeReg[3]~55_combout  & (((\my_processor|data_writeReg[3]~56_combout )))) # (!\my_processor|data_writeReg[3]~55_combout  & ((\my_processor|data_writeReg[3]~56_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~72_combout ))) # (!\my_processor|data_writeReg[3]~56_combout  & (\my_processor|ALUOper|ShiftRight0~44_combout ))))

	.dataa(\my_processor|data_writeReg[3]~55_combout ),
	.datab(\my_processor|ALUOper|ShiftRight0~44_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~72_combout ),
	.datad(\my_processor|data_writeReg[3]~56_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~71 .lut_mask = 16'hFA44;
defparam \my_processor|data_writeReg[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \my_processor|data_writeReg[3]~72 (
// Equation(s):
// \my_processor|data_writeReg[3]~72_combout  = (\my_processor|data_writeReg[3]~55_combout  & ((\my_processor|data_writeReg[3]~71_combout  & ((\my_processor|ALUOper|ShiftRight0~75_combout ))) # (!\my_processor|data_writeReg[3]~71_combout  & 
// (\my_processor|ALUOper|ShiftRight0~46_combout )))) # (!\my_processor|data_writeReg[3]~55_combout  & (((\my_processor|data_writeReg[3]~71_combout ))))

	.dataa(\my_processor|ALUOper|ShiftRight0~46_combout ),
	.datab(\my_processor|data_writeReg[3]~55_combout ),
	.datac(\my_processor|ALUOper|ShiftRight0~75_combout ),
	.datad(\my_processor|data_writeReg[3]~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~72 .lut_mask = 16'hF388;
defparam \my_processor|data_writeReg[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
cycloneive_lcell_comb \my_processor|data_writeReg[3]~74 (
// Equation(s):
// \my_processor|data_writeReg[3]~74_combout  = (\my_processor|data_writeReg[3]~325_combout  & ((\my_processor|data_writeReg[3]~73_combout  & (\my_processor|data_writeReg[3]~72_combout )) # (!\my_processor|data_writeReg[3]~73_combout  & 
// ((\my_processor|ALUOper|ShiftRight0~71_combout ))))) # (!\my_processor|data_writeReg[3]~325_combout  & (\my_processor|data_writeReg[3]~73_combout ))

	.dataa(\my_processor|data_writeReg[3]~325_combout ),
	.datab(\my_processor|data_writeReg[3]~73_combout ),
	.datac(\my_processor|data_writeReg[3]~72_combout ),
	.datad(\my_processor|ALUOper|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~74 .lut_mask = 16'hE6C4;
defparam \my_processor|data_writeReg[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
cycloneive_lcell_comb \my_processor|data_writeReg[3]~75 (
// Equation(s):
// \my_processor|data_writeReg[3]~75_combout  = (\my_processor|data_writeReg[3]~66_combout  & ((\my_processor|ALUOper|Add0~6_combout ) # ((\my_processor|data_writeReg[3]~65_combout )))) # (!\my_processor|data_writeReg[3]~66_combout  & 
// (((!\my_processor|data_writeReg[3]~65_combout  & \my_processor|data_writeReg[3]~74_combout ))))

	.dataa(\my_processor|data_writeReg[3]~66_combout ),
	.datab(\my_processor|ALUOper|Add0~6_combout ),
	.datac(\my_processor|data_writeReg[3]~65_combout ),
	.datad(\my_processor|data_writeReg[3]~74_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~75 .lut_mask = 16'hADA8;
defparam \my_processor|data_writeReg[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
cycloneive_lcell_comb \my_processor|data_writeReg[3]~76 (
// Equation(s):
// \my_processor|data_writeReg[3]~76_combout  = (\my_processor|dataA[3]~28_combout  & ((\my_processor|data_writeReg[3]~75_combout ) # ((\my_processor|dataB[3]~28_combout  & \my_processor|data_writeReg[3]~65_combout )))) # (!\my_processor|dataA[3]~28_combout  
// & (\my_processor|data_writeReg[3]~75_combout  & ((\my_processor|dataB[3]~28_combout ) # (!\my_processor|data_writeReg[3]~65_combout ))))

	.dataa(\my_processor|dataA[3]~28_combout ),
	.datab(\my_processor|dataB[3]~28_combout ),
	.datac(\my_processor|data_writeReg[3]~65_combout ),
	.datad(\my_processor|data_writeReg[3]~75_combout ),
	.cin(gnd),
	.combout(\my_processor|data_writeReg[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3]~76 .lut_mask = 16'hEF80;
defparam \my_processor|data_writeReg[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
cycloneive_lcell_comb \my_processor|data_writeReg[3] (
// Equation(s):
// \my_processor|data_writeReg [3] = (\my_processor|data_writeReg[3]~77_combout  & (((\my_dmem|altsyncram_component|auto_generated|q_a [3]) # (!\my_processor|data_writeReg[3]~69_combout )))) # (!\my_processor|data_writeReg[3]~77_combout  & 
// (\my_processor|data_writeReg[3]~76_combout  & (\my_processor|data_writeReg[3]~69_combout )))

	.dataa(\my_processor|data_writeReg[3]~77_combout ),
	.datab(\my_processor|data_writeReg[3]~76_combout ),
	.datac(\my_processor|data_writeReg[3]~69_combout ),
	.datad(\my_dmem|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\my_processor|data_writeReg [3]),
	.cout());
// synopsys translate_off
defparam \my_processor|data_writeReg[3] .lut_mask = 16'hEA4A;
defparam \my_processor|data_writeReg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \my_regfile|regWriteCheck_loop[18].dffei|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_processor|data_writeReg [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_regfile|bcw|bitcheck[18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .is_wysiwyg = "true";
defparam \my_regfile|regWriteCheck_loop[18].dffei|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~701 (
// Equation(s):
// \my_regfile|data_readRegA[3]~701_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [3])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [3] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [3]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~701_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~701 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[3]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~698 (
// Equation(s):
// \my_regfile|data_readRegA[3]~698_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [3]) # (!\my_regfile|bca|bitcheck[9]~41_combout )))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [3] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [3]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[10]~71_combout ),
	.datac(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datad(\my_regfile|regWriteCheck_loop[9].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~698_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~698 .lut_mask = 16'hEE0E;
defparam \my_regfile|data_readRegA[3]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~700 (
// Equation(s):
// \my_regfile|data_readRegA[3]~700_combout  = (\my_regfile|bca|bitcheck[13]~44_combout  & (\my_regfile|regWriteCheck_loop[13].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[16].dffei|q [3]) # (\my_regfile|bca|bitcheck[16]~73_combout )))) # 
// (!\my_regfile|bca|bitcheck[13]~44_combout  & ((\my_regfile|regWriteCheck_loop[16].dffei|q [3]) # ((\my_regfile|bca|bitcheck[16]~73_combout ))))

	.dataa(\my_regfile|bca|bitcheck[13]~44_combout ),
	.datab(\my_regfile|regWriteCheck_loop[16].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[16]~73_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~700_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~700 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[3]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~699 (
// Equation(s):
// \my_regfile|data_readRegA[3]~699_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [3]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [3]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~699_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~699 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[3]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~702 (
// Equation(s):
// \my_regfile|data_readRegA[3]~702_combout  = (\my_regfile|data_readRegA[3]~701_combout  & (\my_regfile|data_readRegA[3]~698_combout  & (\my_regfile|data_readRegA[3]~700_combout  & \my_regfile|data_readRegA[3]~699_combout )))

	.dataa(\my_regfile|data_readRegA[3]~701_combout ),
	.datab(\my_regfile|data_readRegA[3]~698_combout ),
	.datac(\my_regfile|data_readRegA[3]~700_combout ),
	.datad(\my_regfile|data_readRegA[3]~699_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~702_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~702 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~695 (
// Equation(s):
// \my_regfile|data_readRegA[3]~695_combout  = (\my_regfile|regWriteCheck_loop[4].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bca|bitcheck[3]~38_combout )))) # (!\my_regfile|regWriteCheck_loop[4].dffei|q [3] & 
// (\my_regfile|bca|bitcheck[4]~68_combout  & ((\my_regfile|regWriteCheck_loop[3].dffei|q [3]) # (!\my_regfile|bca|bitcheck[3]~38_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[4].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[4]~68_combout ),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~695_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~695 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[3]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~696 (
// Equation(s):
// \my_regfile|data_readRegA[3]~696_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [3] & ((\my_regfile|bca|bitcheck[8]~69_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|bca|bitcheck[8]~69_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [3]))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [3]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~696_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~696 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[3]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~691 (
// Equation(s):
// \my_regfile|data_readRegA[3]~691_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [3])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_regfile|regWriteCheck_loop[7].dffei|q [3]),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~691_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~691 .lut_mask = 16'hB8FF;
defparam \my_regfile|data_readRegA[3]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~692 (
// Equation(s):
// \my_regfile|data_readRegA[3]~692_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [3])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [3])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~692_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~692 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[3]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~807 (
// Equation(s):
// \my_regfile|data_readRegA[3]~807_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (\my_regfile|regWriteCheck_loop[2].dffei|q [3]))) # (!\my_regfile|bca|bitcheck[3]~31_combout )

	.dataa(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|regWriteCheck_loop[2].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~807_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~807 .lut_mask = 16'hFFFD;
defparam \my_regfile|data_readRegA[3]~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~693 (
// Equation(s):
// \my_regfile|data_readRegA[3]~693_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [3]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~693_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~693 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[3]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~694 (
// Equation(s):
// \my_regfile|data_readRegA[3]~694_combout  = (\my_regfile|data_readRegA[3]~691_combout  & (\my_regfile|data_readRegA[3]~692_combout  & (\my_regfile|data_readRegA[3]~807_combout  & \my_regfile|data_readRegA[3]~693_combout )))

	.dataa(\my_regfile|data_readRegA[3]~691_combout ),
	.datab(\my_regfile|data_readRegA[3]~692_combout ),
	.datac(\my_regfile|data_readRegA[3]~807_combout ),
	.datad(\my_regfile|data_readRegA[3]~693_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~694_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~694 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~697 (
// Equation(s):
// \my_regfile|data_readRegA[3]~697_combout  = (\my_regfile|data_readRegA[3]~695_combout  & (\my_regfile|data_readRegA[3]~696_combout  & \my_regfile|data_readRegA[3]~694_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[3]~695_combout ),
	.datac(\my_regfile|data_readRegA[3]~696_combout ),
	.datad(\my_regfile|data_readRegA[3]~694_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~697_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~697 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[3]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~706 (
// Equation(s):
// \my_regfile|data_readRegA[3]~706_combout  = (\my_regfile|bca|bitcheck[24]~52_combout  & (((\my_regfile|regWriteCheck_loop[23].dffei|q [3]) # (!\my_regfile|bca|bitcheck[23]~75_combout )))) # (!\my_regfile|bca|bitcheck[24]~52_combout  & 
// (\my_regfile|regWriteCheck_loop[24].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[23].dffei|q [3]) # (!\my_regfile|bca|bitcheck[23]~75_combout ))))

	.dataa(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[23]~75_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~706_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~706 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[3]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~704 (
// Equation(s):
// \my_regfile|data_readRegA[3]~704_combout  = (((\my_regfile|regWriteCheck_loop[22].dffei|q [3]) # (\my_processor|ctrl_readRegA[0]~0_combout )) # (!\my_regfile|bca|bitcheck[7]~49_combout )) # (!\my_processor|ctrl_readRegA[4]~3_combout )

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~49_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [3]),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~704_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~704 .lut_mask = 16'hFFF7;
defparam \my_regfile|data_readRegA[3]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~703 (
// Equation(s):
// \my_regfile|data_readRegA[3]~703_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[20].dffei|q [3]) # ((\my_regfile|bca|bitcheck[20]~47_combout )))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [3] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|regWriteCheck_loop[20].dffei|q [3]) # (\my_regfile|bca|bitcheck[20]~47_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [3]),
	.datab(\my_regfile|regWriteCheck_loop[20].dffei|q [3]),
	.datac(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~703_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~703 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[3]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~705 (
// Equation(s):
// \my_regfile|data_readRegA[3]~705_combout  = (\my_regfile|data_readRegA[3]~704_combout  & (\my_regfile|data_readRegA[3]~703_combout  & ((\my_regfile|regWriteCheck_loop[21].dffei|q [3]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[21]~77_combout ),
	.datab(\my_regfile|data_readRegA[3]~704_combout ),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [3]),
	.datad(\my_regfile|data_readRegA[3]~703_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~705_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~705 .lut_mask = 16'hC400;
defparam \my_regfile|data_readRegA[3]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~707 (
// Equation(s):
// \my_regfile|data_readRegA[3]~707_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [3] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [3])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [3] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [3]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [3]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[25].dffei|q [3]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~707_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~707 .lut_mask = 16'hFA32;
defparam \my_regfile|data_readRegA[3]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~709 (
// Equation(s):
// \my_regfile|data_readRegA[3]~709_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & (((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (\my_regfile|bca|bitcheck[31]~65_combout )))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[31].dffei|q [3]) # (\my_regfile|bca|bitcheck[31]~65_combout ))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|regWriteCheck_loop[30].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[31]~65_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~709_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~709 .lut_mask = 16'hEEE0;
defparam \my_regfile|data_readRegA[3]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~708 (
// Equation(s):
// \my_regfile|data_readRegA[3]~708_combout  = (\my_regfile|bca|bitcheck[28]~59_combout  & (((\my_regfile|regWriteCheck_loop[27].dffei|q [3]) # (!\my_regfile|bca|bitcheck[27]~60_combout )))) # (!\my_regfile|bca|bitcheck[28]~59_combout  & 
// (\my_regfile|regWriteCheck_loop[28].dffei|q [3] & ((\my_regfile|regWriteCheck_loop[27].dffei|q [3]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|bca|bitcheck[28]~59_combout ),
	.datab(\my_regfile|regWriteCheck_loop[28].dffei|q [3]),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [3]),
	.datad(\my_regfile|bca|bitcheck[27]~60_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~708_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~708 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[3]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~710 (
// Equation(s):
// \my_regfile|data_readRegA[3]~710_combout  = (\my_regfile|data_readRegA[3]~709_combout  & (\my_regfile|data_readRegA[3]~708_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [3]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [3]),
	.datab(\my_regfile|data_readRegA[3]~709_combout ),
	.datac(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datad(\my_regfile|data_readRegA[3]~708_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~710_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~710 .lut_mask = 16'h8C00;
defparam \my_regfile|data_readRegA[3]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~711 (
// Equation(s):
// \my_regfile|data_readRegA[3]~711_combout  = (\my_regfile|data_readRegA[3]~706_combout  & (\my_regfile|data_readRegA[3]~705_combout  & (\my_regfile|data_readRegA[3]~707_combout  & \my_regfile|data_readRegA[3]~710_combout )))

	.dataa(\my_regfile|data_readRegA[3]~706_combout ),
	.datab(\my_regfile|data_readRegA[3]~705_combout ),
	.datac(\my_regfile|data_readRegA[3]~707_combout ),
	.datad(\my_regfile|data_readRegA[3]~710_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~711_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~711 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[3]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[3]~712 (
// Equation(s):
// \my_regfile|data_readRegA[3]~712_combout  = ((\my_regfile|data_readRegA[3]~702_combout  & (\my_regfile|data_readRegA[3]~697_combout  & \my_regfile|data_readRegA[3]~711_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[3]~702_combout ),
	.datab(\my_regfile|data_readRegA[0]~94_combout ),
	.datac(\my_regfile|data_readRegA[3]~697_combout ),
	.datad(\my_regfile|data_readRegA[3]~711_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[3]~712_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[3]~712 .lut_mask = 16'hB333;
defparam \my_regfile|data_readRegA[3]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneive_lcell_comb \my_processor|npcRes[3]~25 (
// Equation(s):
// \my_processor|npcRes[3]~25_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~6_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~6_combout )))

	.dataa(\my_processor|getNPC|Add0~6_combout ),
	.datab(\my_processor|getBRes|Add0~6_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~25 .lut_mask = 16'hACAC;
defparam \my_processor|npcRes[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneive_lcell_comb \my_processor|npcRes[3]~24 (
// Equation(s):
// \my_processor|npcRes[3]~24_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~6_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// ((\my_imem|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\my_processor|getNPC|Add0~6_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~24 .lut_mask = 16'hFFAC;
defparam \my_processor|npcRes[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneive_lcell_comb \my_processor|npcRes[3]~26 (
// Equation(s):
// \my_processor|npcRes[3]~26_combout  = (\my_processor|npcRes[3]~24_combout  & (((\my_processor|npcRes[3]~25_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[3]~25_combout ),
	.datad(\my_processor|npcRes[3]~24_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~26 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneive_lcell_comb \my_processor|npcRes[3]~22 (
// Equation(s):
// \my_processor|npcRes[3]~22_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [3]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(gnd),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~22 .lut_mask = 16'hCFFF;
defparam \my_processor|npcRes[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneive_lcell_comb \my_processor|npcRes[3]~21 (
// Equation(s):
// \my_processor|npcRes[3]~21_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~6_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~6_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|checker|isBlt~0_combout ),
	.datab(\my_processor|getBRes|Add0~6_combout ),
	.datac(\my_processor|getNPC|Add0~6_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~21 .lut_mask = 16'hDDF5;
defparam \my_processor|npcRes[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneive_lcell_comb \my_processor|npcRes[3]~23 (
// Equation(s):
// \my_processor|npcRes[3]~23_combout  = (\my_processor|npcRes[3]~22_combout  & (\my_processor|npcRes[3]~21_combout  & ((\my_processor|getNPC|Add0~6_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~6_combout ),
	.datab(\my_processor|npcRes[3]~22_combout ),
	.datac(\my_processor|checker|isJI~combout ),
	.datad(\my_processor|npcRes[3]~21_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~23 .lut_mask = 16'hC800;
defparam \my_processor|npcRes[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneive_lcell_comb \my_processor|npcRes[3]~27 (
// Equation(s):
// \my_processor|npcRes[3]~27_combout  = (\my_processor|npcRes[3]~26_combout  & (\my_processor|npcRes[3]~23_combout  & ((\my_regfile|data_readRegA[3]~712_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[3]~712_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[3]~26_combout ),
	.datad(\my_processor|npcRes[3]~23_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[3]~27 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \my_processor|pc_reg|q[3] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[3]~27_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[3] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \my_processor|ctrl_readRegA[4]~3 (
// Equation(s):
// \my_processor|ctrl_readRegA[4]~3_combout  = ((\my_processor|checker|isBI~combout  & ((\my_imem|altsyncram_component|auto_generated|q_a [26]))) # (!\my_processor|checker|isBI~combout  & (\my_imem|altsyncram_component|auto_generated|q_a [21]))) # 
// (!\my_processor|checker|isBex~combout )

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [26]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|ctrl_readRegA[4]~3 .lut_mask = 16'hF3BB;
defparam \my_processor|ctrl_readRegA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \my_regfile|bca|bitcheck[3]~38 (
// Equation(s):
// \my_regfile|bca|bitcheck[3]~38_combout  = (!\my_processor|ctrl_readRegA[4]~3_combout  & (!\my_processor|ctrl_readRegA[2]~2_combout  & (\my_regfile|bca|bitcheck[3]~28_combout  & \my_regfile|bca|bitcheck[1]~34_combout )))

	.dataa(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datab(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~28_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~34_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[3]~38 .lut_mask = 16'h1000;
defparam \my_regfile|bca|bitcheck[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~717 (
// Equation(s):
// \my_regfile|data_readRegA[2]~717_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [2]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [2]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~717_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~717 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[2]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~718 (
// Equation(s):
// \my_regfile|data_readRegA[2]~718_combout  = (\my_regfile|bca|bitcheck[5]~70_combout  & (\my_regfile|regWriteCheck_loop[5].dffei|q [2] & ((\my_regfile|bca|bitcheck[8]~69_combout ) # (\my_regfile|regWriteCheck_loop[8].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[5]~70_combout  & ((\my_regfile|bca|bitcheck[8]~69_combout ) # ((\my_regfile|regWriteCheck_loop[8].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[5]~70_combout ),
	.datab(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[5].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~718_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~718 .lut_mask = 16'hFC54;
defparam \my_regfile|data_readRegA[2]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~713 (
// Equation(s):
// \my_regfile|data_readRegA[2]~713_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [2])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~713_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~713 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[2]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~714 (
// Equation(s):
// \my_regfile|data_readRegA[2]~714_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [2])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [2])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~714_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~714 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[2]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~808 (
// Equation(s):
// \my_regfile|data_readRegA[2]~808_combout  = (\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [2]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [2]),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_processor|ctrl_readRegA[3]~8_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~808_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~808 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegA[2]~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~715 (
// Equation(s):
// \my_regfile|data_readRegA[2]~715_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [2]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [2]),
	.datac(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~715_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~715 .lut_mask = 16'h0DFF;
defparam \my_regfile|data_readRegA[2]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~716 (
// Equation(s):
// \my_regfile|data_readRegA[2]~716_combout  = (\my_regfile|data_readRegA[2]~713_combout  & (\my_regfile|data_readRegA[2]~714_combout  & (\my_regfile|data_readRegA[2]~808_combout  & \my_regfile|data_readRegA[2]~715_combout )))

	.dataa(\my_regfile|data_readRegA[2]~713_combout ),
	.datab(\my_regfile|data_readRegA[2]~714_combout ),
	.datac(\my_regfile|data_readRegA[2]~808_combout ),
	.datad(\my_regfile|data_readRegA[2]~715_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~716_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~716 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~719 (
// Equation(s):
// \my_regfile|data_readRegA[2]~719_combout  = (\my_regfile|data_readRegA[2]~717_combout  & (\my_regfile|data_readRegA[2]~718_combout  & \my_regfile|data_readRegA[2]~716_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[2]~717_combout ),
	.datac(\my_regfile|data_readRegA[2]~718_combout ),
	.datad(\my_regfile|data_readRegA[2]~716_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~719_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~719 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[2]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~722 (
// Equation(s):
// \my_regfile|data_readRegA[2]~722_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[13].dffei|q [2]) # (!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [2] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [2]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datac(\my_regfile|regWriteCheck_loop[13].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~722_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~722 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[2]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~720 (
// Equation(s):
// \my_regfile|data_readRegA[2]~720_combout  = (\my_regfile|regWriteCheck_loop[10].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[9].dffei|q [2])) # (!\my_regfile|bca|bitcheck[9]~41_combout ))) # (!\my_regfile|regWriteCheck_loop[10].dffei|q [2] & 
// (\my_regfile|bca|bitcheck[10]~71_combout  & ((\my_regfile|regWriteCheck_loop[9].dffei|q [2]) # (!\my_regfile|bca|bitcheck[9]~41_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[10].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datac(\my_regfile|regWriteCheck_loop[9].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~720_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~720 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[2]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~721 (
// Equation(s):
// \my_regfile|data_readRegA[2]~721_combout  = (\my_regfile|bca|bitcheck[11]~42_combout  & (\my_regfile|regWriteCheck_loop[11].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[12].dffei|q [2]) # (\my_regfile|bca|bitcheck[12]~72_combout )))) # 
// (!\my_regfile|bca|bitcheck[11]~42_combout  & ((\my_regfile|regWriteCheck_loop[12].dffei|q [2]) # ((\my_regfile|bca|bitcheck[12]~72_combout ))))

	.dataa(\my_regfile|bca|bitcheck[11]~42_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[12]~72_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~721_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~721 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[2]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~723 (
// Equation(s):
// \my_regfile|data_readRegA[2]~723_combout  = (\my_regfile|bca|bitcheck[17]~74_combout  & (\my_regfile|regWriteCheck_loop[17].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # (\my_regfile|bca|bitcheck[18]~45_combout )))) # 
// (!\my_regfile|bca|bitcheck[17]~74_combout  & ((\my_regfile|regWriteCheck_loop[18].dffei|q [2]) # ((\my_regfile|bca|bitcheck[18]~45_combout ))))

	.dataa(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datab(\my_regfile|regWriteCheck_loop[18].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~723_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~723 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[2]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~724 (
// Equation(s):
// \my_regfile|data_readRegA[2]~724_combout  = (\my_regfile|data_readRegA[2]~722_combout  & (\my_regfile|data_readRegA[2]~720_combout  & (\my_regfile|data_readRegA[2]~721_combout  & \my_regfile|data_readRegA[2]~723_combout )))

	.dataa(\my_regfile|data_readRegA[2]~722_combout ),
	.datab(\my_regfile|data_readRegA[2]~720_combout ),
	.datac(\my_regfile|data_readRegA[2]~721_combout ),
	.datad(\my_regfile|data_readRegA[2]~723_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~724_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~724 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~730 (
// Equation(s):
// \my_regfile|data_readRegA[2]~730_combout  = (\my_regfile|bca|bitcheck[31]~65_combout  & ((\my_regfile|bca|bitcheck[30]~63_combout ) # ((\my_regfile|regWriteCheck_loop[30].dffei|q [2])))) # (!\my_regfile|bca|bitcheck[31]~65_combout  & 
// (\my_regfile|regWriteCheck_loop[31].dffei|q [2] & ((\my_regfile|bca|bitcheck[30]~63_combout ) # (\my_regfile|regWriteCheck_loop[30].dffei|q [2]))))

	.dataa(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datab(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datac(\my_regfile|regWriteCheck_loop[30].dffei|q [2]),
	.datad(\my_regfile|regWriteCheck_loop[31].dffei|q [2]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~730_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~730 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[2]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~729 (
// Equation(s):
// \my_regfile|data_readRegA[2]~729_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [2])) # (!\my_regfile|bca|bitcheck[27]~60_combout ))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [2] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [2]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~729_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~729 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[2]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~731 (
// Equation(s):
// \my_regfile|data_readRegA[2]~731_combout  = (\my_regfile|data_readRegA[2]~730_combout  & (\my_regfile|data_readRegA[2]~729_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [2]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[2]~730_combout ),
	.datad(\my_regfile|data_readRegA[2]~729_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~731_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~731 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[2]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~727 (
// Equation(s):
// \my_regfile|data_readRegA[2]~727_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # (\my_regfile|bca|bitcheck[24]~52_combout )))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|regWriteCheck_loop[24].dffei|q [2]) # ((\my_regfile|bca|bitcheck[24]~52_combout ))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|regWriteCheck_loop[24].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[24]~52_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~727_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~727 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[2]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~728 (
// Equation(s):
// \my_regfile|data_readRegA[2]~728_combout  = (\my_regfile|regWriteCheck_loop[26].dffei|q [2] & (((\my_regfile|regWriteCheck_loop[25].dffei|q [2])) # (!\my_regfile|bca|bitcheck[25]~76_combout ))) # (!\my_regfile|regWriteCheck_loop[26].dffei|q [2] & 
// (\my_regfile|bca|bitcheck[26]~57_combout  & ((\my_regfile|regWriteCheck_loop[25].dffei|q [2]) # (!\my_regfile|bca|bitcheck[25]~76_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[26].dffei|q [2]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|regWriteCheck_loop[25].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[26]~57_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~728_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~728 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[2]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~809 (
// Equation(s):
// \my_regfile|data_readRegA[2]~809_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [2]) # (!\my_regfile|bca|bitcheck[21]~46_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~809_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~809 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[2]~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~725 (
// Equation(s):
// \my_regfile|data_readRegA[2]~725_combout  = (\my_regfile|bca|bitcheck[19]~48_combout  & (\my_regfile|regWriteCheck_loop[19].dffei|q [2] & ((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bca|bitcheck[21]~77_combout )))) # 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & (((\my_regfile|regWriteCheck_loop[21].dffei|q [2]) # (!\my_regfile|bca|bitcheck[21]~77_combout ))))

	.dataa(\my_regfile|bca|bitcheck[19]~48_combout ),
	.datab(\my_regfile|regWriteCheck_loop[19].dffei|q [2]),
	.datac(\my_regfile|regWriteCheck_loop[21].dffei|q [2]),
	.datad(\my_regfile|bca|bitcheck[21]~77_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~725_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~725 .lut_mask = 16'hD0DD;
defparam \my_regfile|data_readRegA[2]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~726 (
// Equation(s):
// \my_regfile|data_readRegA[2]~726_combout  = (\my_regfile|data_readRegA[2]~809_combout  & (\my_regfile|data_readRegA[2]~725_combout  & ((\my_regfile|regWriteCheck_loop[22].dffei|q [2]) # (\my_regfile|bca|bitcheck[22]~50_combout ))))

	.dataa(\my_regfile|data_readRegA[2]~809_combout ),
	.datab(\my_regfile|regWriteCheck_loop[22].dffei|q [2]),
	.datac(\my_regfile|data_readRegA[2]~725_combout ),
	.datad(\my_regfile|bca|bitcheck[22]~50_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~726_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~726 .lut_mask = 16'hA080;
defparam \my_regfile|data_readRegA[2]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~732 (
// Equation(s):
// \my_regfile|data_readRegA[2]~732_combout  = (\my_regfile|data_readRegA[2]~731_combout  & (\my_regfile|data_readRegA[2]~727_combout  & (\my_regfile|data_readRegA[2]~728_combout  & \my_regfile|data_readRegA[2]~726_combout )))

	.dataa(\my_regfile|data_readRegA[2]~731_combout ),
	.datab(\my_regfile|data_readRegA[2]~727_combout ),
	.datac(\my_regfile|data_readRegA[2]~728_combout ),
	.datad(\my_regfile|data_readRegA[2]~726_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~732_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~732 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[2]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[2]~733 (
// Equation(s):
// \my_regfile|data_readRegA[2]~733_combout  = ((\my_regfile|data_readRegA[2]~719_combout  & (\my_regfile|data_readRegA[2]~724_combout  & \my_regfile|data_readRegA[2]~732_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[2]~719_combout ),
	.datac(\my_regfile|data_readRegA[2]~724_combout ),
	.datad(\my_regfile|data_readRegA[2]~732_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[2]~733_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[2]~733 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[2]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneive_lcell_comb \my_processor|npcRes[2]~15 (
// Equation(s):
// \my_processor|npcRes[2]~15_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [2]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~15 .lut_mask = 16'hAFFF;
defparam \my_processor|npcRes[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N6
cycloneive_lcell_comb \my_processor|npcRes[2]~14 (
// Equation(s):
// \my_processor|npcRes[2]~14_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~4_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~4_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~4_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getNPC|Add0~4_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~14 .lut_mask = 16'hBBF3;
defparam \my_processor|npcRes[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneive_lcell_comb \my_processor|npcRes[2]~16 (
// Equation(s):
// \my_processor|npcRes[2]~16_combout  = (\my_processor|npcRes[2]~15_combout  & (\my_processor|npcRes[2]~14_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~4_combout ))))

	.dataa(\my_processor|npcRes[2]~15_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~4_combout ),
	.datad(\my_processor|npcRes[2]~14_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~16 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneive_lcell_comb \my_processor|npcRes[2]~17 (
// Equation(s):
// \my_processor|npcRes[2]~17_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~4_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getNPC|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~17 .lut_mask = 16'hFEAE;
defparam \my_processor|npcRes[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneive_lcell_comb \my_processor|npcRes[2]~18 (
// Equation(s):
// \my_processor|npcRes[2]~18_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~4_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~4_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~4_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|getNPC|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~18 .lut_mask = 16'hFC0C;
defparam \my_processor|npcRes[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneive_lcell_comb \my_processor|npcRes[2]~19 (
// Equation(s):
// \my_processor|npcRes[2]~19_combout  = (\my_processor|npcRes[2]~17_combout  & (((\my_processor|npcRes[2]~18_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|npcRes[2]~17_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[2]~18_combout ),
	.datad(\my_processor|checker|isB~1_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~19 .lut_mask = 16'hA2AA;
defparam \my_processor|npcRes[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N30
cycloneive_lcell_comb \my_processor|npcRes[2]~20 (
// Equation(s):
// \my_processor|npcRes[2]~20_combout  = (\my_processor|npcRes[2]~16_combout  & (\my_processor|npcRes[2]~19_combout  & ((\my_regfile|data_readRegA[2]~733_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[2]~733_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[2]~16_combout ),
	.datad(\my_processor|npcRes[2]~19_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[2]~20 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N31
dffeas \my_processor|pc_reg|q[2] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[2] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \my_regfile|bca|bitcheck[1]~35 (
// Equation(s):
// \my_regfile|bca|bitcheck[1]~35_combout  = (\my_processor|checker|isBex~combout  & ((\my_processor|checker|isBI~combout  & ((!\my_imem|altsyncram_component|auto_generated|q_a [23]))) # (!\my_processor|checker|isBI~combout  & 
// (!\my_imem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\my_processor|checker|isBex~combout ),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\my_processor|checker|isBI~combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[1]~35 .lut_mask = 16'h0C44;
defparam \my_regfile|bca|bitcheck[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \my_regfile|bca|bitcheck[5]~37 (
// Equation(s):
// \my_regfile|bca|bitcheck[5]~37_combout  = (\my_regfile|bca|bitcheck[1]~35_combout  & (\my_processor|ctrl_readRegA[2]~2_combout  & !\my_processor|ctrl_readRegA[4]~3_combout ))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[1]~35_combout ),
	.datac(\my_processor|ctrl_readRegA[2]~2_combout ),
	.datad(\my_processor|ctrl_readRegA[4]~3_combout ),
	.cin(gnd),
	.combout(\my_regfile|bca|bitcheck[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|bca|bitcheck[5]~37 .lut_mask = 16'h00C0;
defparam \my_regfile|bca|bitcheck[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~90 (
// Equation(s):
// \my_regfile|data_readRegA[0]~90_combout  = (\my_processor|ctrl_readRegA[3]~8_combout  & (((\my_regfile|bca|bitcheck[21]~46_combout  & !\my_processor|ctrl_readRegA[0]~0_combout )))) # (!\my_processor|ctrl_readRegA[3]~8_combout  & 
// ((\my_regfile|bca|bitcheck[19]~56_combout ) # ((\my_regfile|bca|bitcheck[21]~46_combout ))))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~56_combout ),
	.datac(\my_regfile|bca|bitcheck[21]~46_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~90 .lut_mask = 16'h54F4;
defparam \my_regfile|data_readRegA[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~91 (
// Equation(s):
// \my_regfile|data_readRegA[0]~91_combout  = (\my_regfile|data_readRegA[0]~90_combout ) # ((\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|bca|bitcheck[5]~37_combout ) # (\my_regfile|bca|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~37_combout ),
	.datab(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datac(\my_regfile|data_readRegA[0]~90_combout ),
	.datad(\my_regfile|bca|bitcheck[3]~31_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~91 .lut_mask = 16'hFCF8;
defparam \my_regfile|data_readRegA[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~85 (
// Equation(s):
// \my_regfile|data_readRegA[0]~85_combout  = (\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|bca|bitcheck[3]~31_combout ) # ((\my_regfile|bca|bitcheck[5]~37_combout ) # (\my_regfile|bca|bitcheck[1]~36_combout ))))

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datac(\my_regfile|bca|bitcheck[5]~37_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~85 .lut_mask = 16'hAAA8;
defparam \my_regfile|data_readRegA[0]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~87 (
// Equation(s):
// \my_regfile|data_readRegA[0]~87_combout  = (\my_regfile|bca|bitcheck[8]~40_combout  & ((\my_regfile|bca|bitcheck[5]~37_combout ) # ((\my_regfile|bca|bitcheck[19]~56_combout ) # (\my_regfile|bca|bitcheck[3]~31_combout ))))

	.dataa(\my_regfile|bca|bitcheck[5]~37_combout ),
	.datab(\my_regfile|bca|bitcheck[19]~56_combout ),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_regfile|bca|bitcheck[8]~40_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~87 .lut_mask = 16'hFE00;
defparam \my_regfile|data_readRegA[0]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~86 (
// Equation(s):
// \my_regfile|data_readRegA[0]~86_combout  = (\my_regfile|bca|bitcheck[7]~29_combout ) # ((\my_regfile|bca|bitcheck[1]~36_combout  & ((\my_processor|ctrl_readRegA[0]~0_combout ) # (\my_processor|ctrl_readRegA[3]~8_combout ))))

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|bca|bitcheck[7]~29_combout ),
	.datac(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~86 .lut_mask = 16'hFECC;
defparam \my_regfile|data_readRegA[0]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~88 (
// Equation(s):
// \my_regfile|data_readRegA[0]~88_combout  = (\my_regfile|bca|bitcheck[15]~30_combout ) # ((!\my_processor|ctrl_readRegA[3]~8_combout  & \my_regfile|bca|bitcheck[17]~43_combout ))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(gnd),
	.datac(\my_regfile|bca|bitcheck[17]~43_combout ),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~88 .lut_mask = 16'hFF50;
defparam \my_regfile|data_readRegA[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~89 (
// Equation(s):
// \my_regfile|data_readRegA[0]~89_combout  = (\my_regfile|data_readRegA[0]~85_combout ) # ((\my_regfile|data_readRegA[0]~87_combout ) # ((\my_regfile|data_readRegA[0]~86_combout ) # (\my_regfile|data_readRegA[0]~88_combout )))

	.dataa(\my_regfile|data_readRegA[0]~85_combout ),
	.datab(\my_regfile|data_readRegA[0]~87_combout ),
	.datac(\my_regfile|data_readRegA[0]~86_combout ),
	.datad(\my_regfile|data_readRegA[0]~88_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~89 .lut_mask = 16'hFFFE;
defparam \my_regfile|data_readRegA[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~92 (
// Equation(s):
// \my_regfile|data_readRegA[0]~92_combout  = (\my_processor|ctrl_readRegA[4]~3_combout  & ((\my_regfile|bca|bitcheck[25]~58_combout ) # (\my_regfile|bca|bitcheck[7]~49_combout )))

	.dataa(gnd),
	.datab(\my_regfile|bca|bitcheck[25]~58_combout ),
	.datac(\my_processor|ctrl_readRegA[4]~3_combout ),
	.datad(\my_regfile|bca|bitcheck[7]~49_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~92 .lut_mask = 16'hF0C0;
defparam \my_regfile|data_readRegA[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~93 (
// Equation(s):
// \my_regfile|data_readRegA[0]~93_combout  = (\my_regfile|bca|bitcheck[27]~60_combout ) # ((\my_regfile|bca|bitcheck[29]~67_combout ) # ((\my_regfile|data_readRegA[0]~92_combout ) # (!\my_regfile|bca|bitcheck[30]~63_combout )))

	.dataa(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[0]~92_combout ),
	.datad(\my_regfile|bca|bitcheck[30]~63_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~93 .lut_mask = 16'hFEFF;
defparam \my_regfile|data_readRegA[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[0]~94 (
// Equation(s):
// \my_regfile|data_readRegA[0]~94_combout  = (\my_regfile|data_readRegA[0]~91_combout ) # (((\my_regfile|data_readRegA[0]~89_combout ) # (\my_regfile|data_readRegA[0]~93_combout )) # (!\my_regfile|bca|bitcheck[31]~65_combout ))

	.dataa(\my_regfile|data_readRegA[0]~91_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|data_readRegA[0]~89_combout ),
	.datad(\my_regfile|data_readRegA[0]~93_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[0]~94 .lut_mask = 16'hFFFB;
defparam \my_regfile|data_readRegA[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~810 (
// Equation(s):
// \my_regfile|data_readRegA[1]~810_combout  = (\my_processor|ctrl_readRegA[3]~8_combout ) # ((\my_regfile|regWriteCheck_loop[2].dffei|q [1]) # ((\my_processor|ctrl_readRegA[0]~0_combout ) # (!\my_regfile|bca|bitcheck[3]~31_combout )))

	.dataa(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datab(\my_regfile|regWriteCheck_loop[2].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[3]~31_combout ),
	.datad(\my_processor|ctrl_readRegA[0]~0_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~810_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~810 .lut_mask = 16'hFFEF;
defparam \my_regfile|data_readRegA[1]~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~736 (
// Equation(s):
// \my_regfile|data_readRegA[1]~736_combout  = ((!\my_regfile|bca|bitcheck[0]~32_combout  & ((\my_regfile|regWriteCheck_loop[1].dffei|q [1]) # (!\my_regfile|bca|bitcheck[1]~34_combout )))) # (!\my_regfile|bca|bitcheck[1]~36_combout )

	.dataa(\my_regfile|bca|bitcheck[0]~32_combout ),
	.datab(\my_regfile|regWriteCheck_loop[1].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[1]~34_combout ),
	.datad(\my_regfile|bca|bitcheck[1]~36_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~736_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~736 .lut_mask = 16'h45FF;
defparam \my_regfile|data_readRegA[1]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~735 (
// Equation(s):
// \my_regfile|data_readRegA[1]~735_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[15].dffei|q [1])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[14].dffei|q [1])))) # 
// (!\my_regfile|bca|bitcheck[15]~30_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[15].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[14].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[15]~30_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~735_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~735 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[1]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~734 (
// Equation(s):
// \my_regfile|data_readRegA[1]~734_combout  = ((\my_processor|ctrl_readRegA[0]~0_combout  & (\my_regfile|regWriteCheck_loop[7].dffei|q [1])) # (!\my_processor|ctrl_readRegA[0]~0_combout  & ((\my_regfile|regWriteCheck_loop[6].dffei|q [1])))) # 
// (!\my_regfile|bca|bitcheck[7]~29_combout )

	.dataa(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datab(\my_regfile|regWriteCheck_loop[7].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[6].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[7]~29_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~734_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~734 .lut_mask = 16'hD8FF;
defparam \my_regfile|data_readRegA[1]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~737 (
// Equation(s):
// \my_regfile|data_readRegA[1]~737_combout  = (\my_regfile|data_readRegA[1]~810_combout  & (\my_regfile|data_readRegA[1]~736_combout  & (\my_regfile|data_readRegA[1]~735_combout  & \my_regfile|data_readRegA[1]~734_combout )))

	.dataa(\my_regfile|data_readRegA[1]~810_combout ),
	.datab(\my_regfile|data_readRegA[1]~736_combout ),
	.datac(\my_regfile|data_readRegA[1]~735_combout ),
	.datad(\my_regfile|data_readRegA[1]~734_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~737_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~737 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~738 (
// Equation(s):
// \my_regfile|data_readRegA[1]~738_combout  = (\my_regfile|bca|bitcheck[3]~38_combout  & (\my_regfile|regWriteCheck_loop[3].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # (\my_regfile|bca|bitcheck[4]~68_combout )))) # 
// (!\my_regfile|bca|bitcheck[3]~38_combout  & ((\my_regfile|regWriteCheck_loop[4].dffei|q [1]) # ((\my_regfile|bca|bitcheck[4]~68_combout ))))

	.dataa(\my_regfile|bca|bitcheck[3]~38_combout ),
	.datab(\my_regfile|regWriteCheck_loop[4].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[3].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[4]~68_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~738_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~738 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[1]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~739 (
// Equation(s):
// \my_regfile|data_readRegA[1]~739_combout  = (\my_regfile|bca|bitcheck[8]~69_combout  & ((\my_regfile|regWriteCheck_loop[5].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[5]~70_combout )))) # (!\my_regfile|bca|bitcheck[8]~69_combout  & 
// (\my_regfile|regWriteCheck_loop[8].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[5].dffei|q [1]) # (!\my_regfile|bca|bitcheck[5]~70_combout ))))

	.dataa(\my_regfile|bca|bitcheck[8]~69_combout ),
	.datab(\my_regfile|regWriteCheck_loop[5].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[8].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[5]~70_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~739_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~739 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[1]~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~740 (
// Equation(s):
// \my_regfile|data_readRegA[1]~740_combout  = (\my_regfile|data_readRegA[1]~737_combout  & (\my_regfile|data_readRegA[1]~738_combout  & \my_regfile|data_readRegA[1]~739_combout ))

	.dataa(gnd),
	.datab(\my_regfile|data_readRegA[1]~737_combout ),
	.datac(\my_regfile|data_readRegA[1]~738_combout ),
	.datad(\my_regfile|data_readRegA[1]~739_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~740_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~740 .lut_mask = 16'hC000;
defparam \my_regfile|data_readRegA[1]~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~743 (
// Equation(s):
// \my_regfile|data_readRegA[1]~743_combout  = (\my_regfile|regWriteCheck_loop[16].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # ((!\my_regfile|bca|bitcheck[13]~44_combout )))) # (!\my_regfile|regWriteCheck_loop[16].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[16]~73_combout  & ((\my_regfile|regWriteCheck_loop[13].dffei|q [1]) # (!\my_regfile|bca|bitcheck[13]~44_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[16].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[13].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[16]~73_combout ),
	.datad(\my_regfile|bca|bitcheck[13]~44_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~743_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~743 .lut_mask = 16'hC8FA;
defparam \my_regfile|data_readRegA[1]~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~741 (
// Equation(s):
// \my_regfile|data_readRegA[1]~741_combout  = (\my_regfile|regWriteCheck_loop[9].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[10].dffei|q [1]) # ((\my_regfile|bca|bitcheck[10]~71_combout )))) # (!\my_regfile|regWriteCheck_loop[9].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[9]~41_combout  & ((\my_regfile|regWriteCheck_loop[10].dffei|q [1]) # (\my_regfile|bca|bitcheck[10]~71_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[9].dffei|q [1]),
	.datab(\my_regfile|regWriteCheck_loop[10].dffei|q [1]),
	.datac(\my_regfile|bca|bitcheck[9]~41_combout ),
	.datad(\my_regfile|bca|bitcheck[10]~71_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~741_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~741 .lut_mask = 16'hAF8C;
defparam \my_regfile|data_readRegA[1]~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~742 (
// Equation(s):
// \my_regfile|data_readRegA[1]~742_combout  = (\my_regfile|bca|bitcheck[12]~72_combout  & (((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bca|bitcheck[11]~42_combout )))) # (!\my_regfile|bca|bitcheck[12]~72_combout  & 
// (\my_regfile|regWriteCheck_loop[12].dffei|q [1] & ((\my_regfile|regWriteCheck_loop[11].dffei|q [1]) # (!\my_regfile|bca|bitcheck[11]~42_combout ))))

	.dataa(\my_regfile|bca|bitcheck[12]~72_combout ),
	.datab(\my_regfile|regWriteCheck_loop[12].dffei|q [1]),
	.datac(\my_regfile|regWriteCheck_loop[11].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[11]~42_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~742_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~742 .lut_mask = 16'hE0EE;
defparam \my_regfile|data_readRegA[1]~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~744 (
// Equation(s):
// \my_regfile|data_readRegA[1]~744_combout  = (\my_regfile|regWriteCheck_loop[18].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[17].dffei|q [1])) # (!\my_regfile|bca|bitcheck[17]~74_combout ))) # (!\my_regfile|regWriteCheck_loop[18].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[18]~45_combout  & ((\my_regfile|regWriteCheck_loop[17].dffei|q [1]) # (!\my_regfile|bca|bitcheck[17]~74_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[18].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[17]~74_combout ),
	.datac(\my_regfile|regWriteCheck_loop[17].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[18]~45_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~744_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~744 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[1]~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~745 (
// Equation(s):
// \my_regfile|data_readRegA[1]~745_combout  = (\my_regfile|data_readRegA[1]~743_combout  & (\my_regfile|data_readRegA[1]~741_combout  & (\my_regfile|data_readRegA[1]~742_combout  & \my_regfile|data_readRegA[1]~744_combout )))

	.dataa(\my_regfile|data_readRegA[1]~743_combout ),
	.datab(\my_regfile|data_readRegA[1]~741_combout ),
	.datac(\my_regfile|data_readRegA[1]~742_combout ),
	.datad(\my_regfile|data_readRegA[1]~744_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~745_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~745 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~751 (
// Equation(s):
// \my_regfile|data_readRegA[1]~751_combout  = (\my_regfile|regWriteCheck_loop[28].dffei|q [1] & (((\my_regfile|regWriteCheck_loop[27].dffei|q [1])) # (!\my_regfile|bca|bitcheck[27]~60_combout ))) # (!\my_regfile|regWriteCheck_loop[28].dffei|q [1] & 
// (\my_regfile|bca|bitcheck[28]~59_combout  & ((\my_regfile|regWriteCheck_loop[27].dffei|q [1]) # (!\my_regfile|bca|bitcheck[27]~60_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[28].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[27]~60_combout ),
	.datac(\my_regfile|regWriteCheck_loop[27].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[28]~59_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~751_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~751 .lut_mask = 16'hF3A2;
defparam \my_regfile|data_readRegA[1]~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~752 (
// Equation(s):
// \my_regfile|data_readRegA[1]~752_combout  = (\my_regfile|bca|bitcheck[30]~63_combout  & ((\my_regfile|bca|bitcheck[31]~65_combout ) # ((\my_regfile|regWriteCheck_loop[31].dffei|q [1])))) # (!\my_regfile|bca|bitcheck[30]~63_combout  & 
// (\my_regfile|regWriteCheck_loop[30].dffei|q [1] & ((\my_regfile|bca|bitcheck[31]~65_combout ) # (\my_regfile|regWriteCheck_loop[31].dffei|q [1]))))

	.dataa(\my_regfile|bca|bitcheck[30]~63_combout ),
	.datab(\my_regfile|bca|bitcheck[31]~65_combout ),
	.datac(\my_regfile|regWriteCheck_loop[31].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[30].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~752_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~752 .lut_mask = 16'hFCA8;
defparam \my_regfile|data_readRegA[1]~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~753 (
// Equation(s):
// \my_regfile|data_readRegA[1]~753_combout  = (\my_regfile|data_readRegA[1]~751_combout  & (\my_regfile|data_readRegA[1]~752_combout  & ((\my_regfile|regWriteCheck_loop[29].dffei|q [1]) # (!\my_regfile|bca|bitcheck[29]~67_combout ))))

	.dataa(\my_regfile|regWriteCheck_loop[29].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[29]~67_combout ),
	.datac(\my_regfile|data_readRegA[1]~751_combout ),
	.datad(\my_regfile|data_readRegA[1]~752_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~753_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~753 .lut_mask = 16'hB000;
defparam \my_regfile|data_readRegA[1]~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~749 (
// Equation(s):
// \my_regfile|data_readRegA[1]~749_combout  = (\my_regfile|bca|bitcheck[23]~75_combout  & (\my_regfile|regWriteCheck_loop[23].dffei|q [1] & ((\my_regfile|bca|bitcheck[24]~52_combout ) # (\my_regfile|regWriteCheck_loop[24].dffei|q [1])))) # 
// (!\my_regfile|bca|bitcheck[23]~75_combout  & ((\my_regfile|bca|bitcheck[24]~52_combout ) # ((\my_regfile|regWriteCheck_loop[24].dffei|q [1]))))

	.dataa(\my_regfile|bca|bitcheck[23]~75_combout ),
	.datab(\my_regfile|bca|bitcheck[24]~52_combout ),
	.datac(\my_regfile|regWriteCheck_loop[23].dffei|q [1]),
	.datad(\my_regfile|regWriteCheck_loop[24].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~749_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~749 .lut_mask = 16'hF5C4;
defparam \my_regfile|data_readRegA[1]~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~750 (
// Equation(s):
// \my_regfile|data_readRegA[1]~750_combout  = (\my_regfile|regWriteCheck_loop[25].dffei|q [1] & (((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[25].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[25]~76_combout  & ((\my_regfile|bca|bitcheck[26]~57_combout ) # (\my_regfile|regWriteCheck_loop[26].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[25].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[25]~76_combout ),
	.datac(\my_regfile|bca|bitcheck[26]~57_combout ),
	.datad(\my_regfile|regWriteCheck_loop[26].dffei|q [1]),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~750_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~750 .lut_mask = 16'hBBB0;
defparam \my_regfile|data_readRegA[1]~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~747 (
// Equation(s):
// \my_regfile|data_readRegA[1]~747_combout  = (\my_regfile|regWriteCheck_loop[21].dffei|q [1]) # ((\my_processor|ctrl_readRegA[3]~8_combout ) # ((!\my_regfile|bca|bitcheck[21]~46_combout ) # (!\my_processor|ctrl_readRegA[0]~0_combout )))

	.dataa(\my_regfile|regWriteCheck_loop[21].dffei|q [1]),
	.datab(\my_processor|ctrl_readRegA[3]~8_combout ),
	.datac(\my_processor|ctrl_readRegA[0]~0_combout ),
	.datad(\my_regfile|bca|bitcheck[21]~46_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~747_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~747 .lut_mask = 16'hEFFF;
defparam \my_regfile|data_readRegA[1]~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~746 (
// Equation(s):
// \my_regfile|data_readRegA[1]~746_combout  = (\my_regfile|regWriteCheck_loop[19].dffei|q [1] & ((\my_regfile|bca|bitcheck[20]~47_combout ) # ((\my_regfile|regWriteCheck_loop[20].dffei|q [1])))) # (!\my_regfile|regWriteCheck_loop[19].dffei|q [1] & 
// (!\my_regfile|bca|bitcheck[19]~48_combout  & ((\my_regfile|bca|bitcheck[20]~47_combout ) # (\my_regfile|regWriteCheck_loop[20].dffei|q [1]))))

	.dataa(\my_regfile|regWriteCheck_loop[19].dffei|q [1]),
	.datab(\my_regfile|bca|bitcheck[20]~47_combout ),
	.datac(\my_regfile|regWriteCheck_loop[20].dffei|q [1]),
	.datad(\my_regfile|bca|bitcheck[19]~48_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~746_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~746 .lut_mask = 16'hA8FC;
defparam \my_regfile|data_readRegA[1]~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~748 (
// Equation(s):
// \my_regfile|data_readRegA[1]~748_combout  = (\my_regfile|data_readRegA[1]~747_combout  & (\my_regfile|data_readRegA[1]~746_combout  & ((\my_regfile|bca|bitcheck[22]~50_combout ) # (\my_regfile|regWriteCheck_loop[22].dffei|q [1]))))

	.dataa(\my_regfile|data_readRegA[1]~747_combout ),
	.datab(\my_regfile|bca|bitcheck[22]~50_combout ),
	.datac(\my_regfile|regWriteCheck_loop[22].dffei|q [1]),
	.datad(\my_regfile|data_readRegA[1]~746_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~748_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~748 .lut_mask = 16'hA800;
defparam \my_regfile|data_readRegA[1]~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~754 (
// Equation(s):
// \my_regfile|data_readRegA[1]~754_combout  = (\my_regfile|data_readRegA[1]~753_combout  & (\my_regfile|data_readRegA[1]~749_combout  & (\my_regfile|data_readRegA[1]~750_combout  & \my_regfile|data_readRegA[1]~748_combout )))

	.dataa(\my_regfile|data_readRegA[1]~753_combout ),
	.datab(\my_regfile|data_readRegA[1]~749_combout ),
	.datac(\my_regfile|data_readRegA[1]~750_combout ),
	.datad(\my_regfile|data_readRegA[1]~748_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~754_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~754 .lut_mask = 16'h8000;
defparam \my_regfile|data_readRegA[1]~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \my_regfile|data_readRegA[1]~755 (
// Equation(s):
// \my_regfile|data_readRegA[1]~755_combout  = ((\my_regfile|data_readRegA[1]~740_combout  & (\my_regfile|data_readRegA[1]~745_combout  & \my_regfile|data_readRegA[1]~754_combout ))) # (!\my_regfile|data_readRegA[0]~94_combout )

	.dataa(\my_regfile|data_readRegA[0]~94_combout ),
	.datab(\my_regfile|data_readRegA[1]~740_combout ),
	.datac(\my_regfile|data_readRegA[1]~745_combout ),
	.datad(\my_regfile|data_readRegA[1]~754_combout ),
	.cin(gnd),
	.combout(\my_regfile|data_readRegA[1]~755_combout ),
	.cout());
// synopsys translate_off
defparam \my_regfile|data_readRegA[1]~755 .lut_mask = 16'hD555;
defparam \my_regfile|data_readRegA[1]~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N26
cycloneive_lcell_comb \my_processor|npcRes[1]~11 (
// Equation(s):
// \my_processor|npcRes[1]~11_combout  = (\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getNPC|Add0~2_combout )) # (!\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getBRes|Add0~2_combout )))

	.dataa(\my_processor|ALUOper|Equal0~20_combout ),
	.datab(\my_processor|getNPC|Add0~2_combout ),
	.datac(gnd),
	.datad(\my_processor|getBRes|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~11 .lut_mask = 16'hDD88;
defparam \my_processor|npcRes[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneive_lcell_comb \my_processor|npcRes[1]~10 (
// Equation(s):
// \my_processor|npcRes[1]~10_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~2_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_processor|getNPC|Add0~2_combout ),
	.datac(\my_processor|ALUOper|Equal0~20_combout ),
	.datad(\my_processor|checker|isBex~combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~10 .lut_mask = 16'hFFCA;
defparam \my_processor|npcRes[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N4
cycloneive_lcell_comb \my_processor|npcRes[1]~12 (
// Equation(s):
// \my_processor|npcRes[1]~12_combout  = (\my_processor|npcRes[1]~10_combout  & (((\my_processor|npcRes[1]~11_combout ) # (!\my_processor|checker|isJ~0_combout )) # (!\my_processor|checker|isB~1_combout )))

	.dataa(\my_processor|checker|isB~1_combout ),
	.datab(\my_processor|checker|isJ~0_combout ),
	.datac(\my_processor|npcRes[1]~11_combout ),
	.datad(\my_processor|npcRes[1]~10_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~12 .lut_mask = 16'hF700;
defparam \my_processor|npcRes[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneive_lcell_comb \my_processor|npcRes[1]~8 (
// Equation(s):
// \my_processor|npcRes[1]~8_combout  = (\my_imem|altsyncram_component|auto_generated|q_a [1]) # ((!\my_processor|checker|isJ~0_combout ) # (!\my_imem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\my_processor|checker|isJ~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~8 .lut_mask = 16'hAFFF;
defparam \my_processor|npcRes[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N12
cycloneive_lcell_comb \my_processor|npcRes[1]~7 (
// Equation(s):
// \my_processor|npcRes[1]~7_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getBRes|Add0~2_combout )) # (!\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getNPC|Add0~2_combout )))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getBRes|Add0~2_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|getNPC|Add0~2_combout ),
	.datad(\my_processor|ALUOper|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~7 .lut_mask = 16'hBBF3;
defparam \my_processor|npcRes[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N18
cycloneive_lcell_comb \my_processor|npcRes[1]~9 (
// Equation(s):
// \my_processor|npcRes[1]~9_combout  = (\my_processor|npcRes[1]~8_combout  & (\my_processor|npcRes[1]~7_combout  & ((\my_processor|checker|isJI~combout ) # (\my_processor|getNPC|Add0~2_combout ))))

	.dataa(\my_processor|npcRes[1]~8_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|getNPC|Add0~2_combout ),
	.datad(\my_processor|npcRes[1]~7_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~9 .lut_mask = 16'hA800;
defparam \my_processor|npcRes[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N24
cycloneive_lcell_comb \my_processor|npcRes[1]~13 (
// Equation(s):
// \my_processor|npcRes[1]~13_combout  = (\my_processor|npcRes[1]~12_combout  & (\my_processor|npcRes[1]~9_combout  & ((\my_regfile|data_readRegA[1]~755_combout ) # (\my_processor|checker|isJr~combout ))))

	.dataa(\my_regfile|data_readRegA[1]~755_combout ),
	.datab(\my_processor|checker|isJr~combout ),
	.datac(\my_processor|npcRes[1]~12_combout ),
	.datad(\my_processor|npcRes[1]~9_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[1]~13 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y31_N25
dffeas \my_processor|pc_reg|q[1] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[1] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \my_processor|checker|isJr (
// Equation(s):
// \my_processor|checker|isJr~combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [30]) # ((\my_imem|altsyncram_component|auto_generated|q_a [31]) # (!\my_processor|checker|isLw~0_combout ))) # (!\my_imem|altsyncram_component|auto_generated|q_a 
// [29])

	.dataa(\my_imem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [30]),
	.datac(\my_processor|checker|isLw~0_combout ),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\my_processor|checker|isJr~combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|checker|isJr .lut_mask = 16'hFFDF;
defparam \my_processor|checker|isJr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneive_lcell_comb \my_processor|npcRes[0]~4 (
// Equation(s):
// \my_processor|npcRes[0]~4_combout  = (\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~0_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & (\my_processor|getBRes|Add0~0_combout ))

	.dataa(gnd),
	.datab(\my_processor|getBRes|Add0~0_combout ),
	.datac(\my_processor|getNPC|Add0~0_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~4 .lut_mask = 16'hF0CC;
defparam \my_processor|npcRes[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneive_lcell_comb \my_processor|npcRes[0]~3 (
// Equation(s):
// \my_processor|npcRes[0]~3_combout  = (\my_processor|checker|isBex~combout ) # ((\my_processor|ALUOper|Equal0~20_combout  & ((\my_processor|getNPC|Add0~0_combout ))) # (!\my_processor|ALUOper|Equal0~20_combout  & 
// (\my_imem|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\my_processor|checker|isBex~combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\my_processor|getNPC|Add0~0_combout ),
	.datad(\my_processor|ALUOper|Equal0~20_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~3 .lut_mask = 16'hFAEE;
defparam \my_processor|npcRes[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \my_processor|npcRes[0]~5 (
// Equation(s):
// \my_processor|npcRes[0]~5_combout  = (\my_processor|npcRes[0]~3_combout  & (((\my_processor|npcRes[0]~4_combout ) # (!\my_processor|checker|isB~1_combout )) # (!\my_processor|checker|isJ~0_combout )))

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_processor|npcRes[0]~4_combout ),
	.datac(\my_processor|checker|isB~1_combout ),
	.datad(\my_processor|npcRes[0]~3_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~5 .lut_mask = 16'hDF00;
defparam \my_processor|npcRes[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \my_processor|npcRes[0]~1 (
// Equation(s):
// \my_processor|npcRes[0]~1_combout  = ((\my_imem|altsyncram_component|auto_generated|q_a [0]) # (!\my_imem|altsyncram_component|auto_generated|q_a [27])) # (!\my_processor|checker|isJ~0_combout )

	.dataa(\my_processor|checker|isJ~0_combout ),
	.datab(\my_imem|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\my_imem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~1 .lut_mask = 16'hDDFF;
defparam \my_processor|npcRes[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \my_processor|npcRes[0]~0 (
// Equation(s):
// \my_processor|npcRes[0]~0_combout  = ((\my_processor|ALUOper|LessThan0~62_combout  & ((\my_processor|getBRes|Add0~0_combout ))) # (!\my_processor|ALUOper|LessThan0~62_combout  & (\my_processor|getNPC|Add0~0_combout ))) # 
// (!\my_processor|checker|isBlt~0_combout )

	.dataa(\my_processor|getNPC|Add0~0_combout ),
	.datab(\my_processor|checker|isBlt~0_combout ),
	.datac(\my_processor|ALUOper|LessThan0~62_combout ),
	.datad(\my_processor|getBRes|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~0 .lut_mask = 16'hFB3B;
defparam \my_processor|npcRes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \my_processor|npcRes[0]~2 (
// Equation(s):
// \my_processor|npcRes[0]~2_combout  = (\my_processor|npcRes[0]~1_combout  & (\my_processor|npcRes[0]~0_combout  & ((\my_processor|getNPC|Add0~0_combout ) # (\my_processor|checker|isJI~combout ))))

	.dataa(\my_processor|getNPC|Add0~0_combout ),
	.datab(\my_processor|checker|isJI~combout ),
	.datac(\my_processor|npcRes[0]~1_combout ),
	.datad(\my_processor|npcRes[0]~0_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~2 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \my_processor|npcRes[0]~6 (
// Equation(s):
// \my_processor|npcRes[0]~6_combout  = (\my_processor|npcRes[0]~5_combout  & (\my_processor|npcRes[0]~2_combout  & ((\my_processor|checker|isJr~combout ) # (\my_regfile|data_readRegA[0]~779_combout ))))

	.dataa(\my_processor|checker|isJr~combout ),
	.datab(\my_regfile|data_readRegA[0]~779_combout ),
	.datac(\my_processor|npcRes[0]~5_combout ),
	.datad(\my_processor|npcRes[0]~2_combout ),
	.cin(gnd),
	.combout(\my_processor|npcRes[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_processor|npcRes[0]~6 .lut_mask = 16'hE000;
defparam \my_processor|npcRes[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \my_processor|pc_reg|q[0] (
	.clk(!\clock_div_4|clk_track~clkctrl_outclk ),
	.d(\my_processor|npcRes[0]~6_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_processor|pc_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_processor|pc_reg|q[0] .is_wysiwyg = "true";
defparam \my_processor|pc_reg|q[0] .power_up = "low";
// synopsys translate_on

assign imem_clock = \imem_clock~output_o ;

assign dmem_clock = \dmem_clock~output_o ;

assign processor_clock = \processor_clock~output_o ;

assign regfile_clock = \regfile_clock~output_o ;

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign reg1[0] = \reg1[0]~output_o ;

assign reg1[1] = \reg1[1]~output_o ;

assign reg1[2] = \reg1[2]~output_o ;

assign reg1[3] = \reg1[3]~output_o ;

assign reg1[4] = \reg1[4]~output_o ;

assign reg1[5] = \reg1[5]~output_o ;

assign reg1[6] = \reg1[6]~output_o ;

assign reg1[7] = \reg1[7]~output_o ;

assign reg1[8] = \reg1[8]~output_o ;

assign reg1[9] = \reg1[9]~output_o ;

assign reg1[10] = \reg1[10]~output_o ;

assign reg1[11] = \reg1[11]~output_o ;

assign reg1[12] = \reg1[12]~output_o ;

assign reg1[13] = \reg1[13]~output_o ;

assign reg1[14] = \reg1[14]~output_o ;

assign reg1[15] = \reg1[15]~output_o ;

assign reg1[16] = \reg1[16]~output_o ;

assign reg1[17] = \reg1[17]~output_o ;

assign reg1[18] = \reg1[18]~output_o ;

assign reg1[19] = \reg1[19]~output_o ;

assign reg1[20] = \reg1[20]~output_o ;

assign reg1[21] = \reg1[21]~output_o ;

assign reg1[22] = \reg1[22]~output_o ;

assign reg1[23] = \reg1[23]~output_o ;

assign reg1[24] = \reg1[24]~output_o ;

assign reg1[25] = \reg1[25]~output_o ;

assign reg1[26] = \reg1[26]~output_o ;

assign reg1[27] = \reg1[27]~output_o ;

assign reg1[28] = \reg1[28]~output_o ;

assign reg1[29] = \reg1[29]~output_o ;

assign reg1[30] = \reg1[30]~output_o ;

assign reg1[31] = \reg1[31]~output_o ;

assign reg2[0] = \reg2[0]~output_o ;

assign reg2[1] = \reg2[1]~output_o ;

assign reg2[2] = \reg2[2]~output_o ;

assign reg2[3] = \reg2[3]~output_o ;

assign reg2[4] = \reg2[4]~output_o ;

assign reg2[5] = \reg2[5]~output_o ;

assign reg2[6] = \reg2[6]~output_o ;

assign reg2[7] = \reg2[7]~output_o ;

assign reg2[8] = \reg2[8]~output_o ;

assign reg2[9] = \reg2[9]~output_o ;

assign reg2[10] = \reg2[10]~output_o ;

assign reg2[11] = \reg2[11]~output_o ;

assign reg2[12] = \reg2[12]~output_o ;

assign reg2[13] = \reg2[13]~output_o ;

assign reg2[14] = \reg2[14]~output_o ;

assign reg2[15] = \reg2[15]~output_o ;

assign reg2[16] = \reg2[16]~output_o ;

assign reg2[17] = \reg2[17]~output_o ;

assign reg2[18] = \reg2[18]~output_o ;

assign reg2[19] = \reg2[19]~output_o ;

assign reg2[20] = \reg2[20]~output_o ;

assign reg2[21] = \reg2[21]~output_o ;

assign reg2[22] = \reg2[22]~output_o ;

assign reg2[23] = \reg2[23]~output_o ;

assign reg2[24] = \reg2[24]~output_o ;

assign reg2[25] = \reg2[25]~output_o ;

assign reg2[26] = \reg2[26]~output_o ;

assign reg2[27] = \reg2[27]~output_o ;

assign reg2[28] = \reg2[28]~output_o ;

assign reg2[29] = \reg2[29]~output_o ;

assign reg2[30] = \reg2[30]~output_o ;

assign reg2[31] = \reg2[31]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg3[16] = \reg3[16]~output_o ;

assign reg3[17] = \reg3[17]~output_o ;

assign reg3[18] = \reg3[18]~output_o ;

assign reg3[19] = \reg3[19]~output_o ;

assign reg3[20] = \reg3[20]~output_o ;

assign reg3[21] = \reg3[21]~output_o ;

assign reg3[22] = \reg3[22]~output_o ;

assign reg3[23] = \reg3[23]~output_o ;

assign reg3[24] = \reg3[24]~output_o ;

assign reg3[25] = \reg3[25]~output_o ;

assign reg3[26] = \reg3[26]~output_o ;

assign reg3[27] = \reg3[27]~output_o ;

assign reg3[28] = \reg3[28]~output_o ;

assign reg3[29] = \reg3[29]~output_o ;

assign reg3[30] = \reg3[30]~output_o ;

assign reg3[31] = \reg3[31]~output_o ;

assign reg4[0] = \reg4[0]~output_o ;

assign reg4[1] = \reg4[1]~output_o ;

assign reg4[2] = \reg4[2]~output_o ;

assign reg4[3] = \reg4[3]~output_o ;

assign reg4[4] = \reg4[4]~output_o ;

assign reg4[5] = \reg4[5]~output_o ;

assign reg4[6] = \reg4[6]~output_o ;

assign reg4[7] = \reg4[7]~output_o ;

assign reg4[8] = \reg4[8]~output_o ;

assign reg4[9] = \reg4[9]~output_o ;

assign reg4[10] = \reg4[10]~output_o ;

assign reg4[11] = \reg4[11]~output_o ;

assign reg4[12] = \reg4[12]~output_o ;

assign reg4[13] = \reg4[13]~output_o ;

assign reg4[14] = \reg4[14]~output_o ;

assign reg4[15] = \reg4[15]~output_o ;

assign reg4[16] = \reg4[16]~output_o ;

assign reg4[17] = \reg4[17]~output_o ;

assign reg4[18] = \reg4[18]~output_o ;

assign reg4[19] = \reg4[19]~output_o ;

assign reg4[20] = \reg4[20]~output_o ;

assign reg4[21] = \reg4[21]~output_o ;

assign reg4[22] = \reg4[22]~output_o ;

assign reg4[23] = \reg4[23]~output_o ;

assign reg4[24] = \reg4[24]~output_o ;

assign reg4[25] = \reg4[25]~output_o ;

assign reg4[26] = \reg4[26]~output_o ;

assign reg4[27] = \reg4[27]~output_o ;

assign reg4[28] = \reg4[28]~output_o ;

assign reg4[29] = \reg4[29]~output_o ;

assign reg4[30] = \reg4[30]~output_o ;

assign reg4[31] = \reg4[31]~output_o ;

assign reg5[0] = \reg5[0]~output_o ;

assign reg5[1] = \reg5[1]~output_o ;

assign reg5[2] = \reg5[2]~output_o ;

assign reg5[3] = \reg5[3]~output_o ;

assign reg5[4] = \reg5[4]~output_o ;

assign reg5[5] = \reg5[5]~output_o ;

assign reg5[6] = \reg5[6]~output_o ;

assign reg5[7] = \reg5[7]~output_o ;

assign reg5[8] = \reg5[8]~output_o ;

assign reg5[9] = \reg5[9]~output_o ;

assign reg5[10] = \reg5[10]~output_o ;

assign reg5[11] = \reg5[11]~output_o ;

assign reg5[12] = \reg5[12]~output_o ;

assign reg5[13] = \reg5[13]~output_o ;

assign reg5[14] = \reg5[14]~output_o ;

assign reg5[15] = \reg5[15]~output_o ;

assign reg5[16] = \reg5[16]~output_o ;

assign reg5[17] = \reg5[17]~output_o ;

assign reg5[18] = \reg5[18]~output_o ;

assign reg5[19] = \reg5[19]~output_o ;

assign reg5[20] = \reg5[20]~output_o ;

assign reg5[21] = \reg5[21]~output_o ;

assign reg5[22] = \reg5[22]~output_o ;

assign reg5[23] = \reg5[23]~output_o ;

assign reg5[24] = \reg5[24]~output_o ;

assign reg5[25] = \reg5[25]~output_o ;

assign reg5[26] = \reg5[26]~output_o ;

assign reg5[27] = \reg5[27]~output_o ;

assign reg5[28] = \reg5[28]~output_o ;

assign reg5[29] = \reg5[29]~output_o ;

assign reg5[30] = \reg5[30]~output_o ;

assign reg5[31] = \reg5[31]~output_o ;

assign reg6[0] = \reg6[0]~output_o ;

assign reg6[1] = \reg6[1]~output_o ;

assign reg6[2] = \reg6[2]~output_o ;

assign reg6[3] = \reg6[3]~output_o ;

assign reg6[4] = \reg6[4]~output_o ;

assign reg6[5] = \reg6[5]~output_o ;

assign reg6[6] = \reg6[6]~output_o ;

assign reg6[7] = \reg6[7]~output_o ;

assign reg6[8] = \reg6[8]~output_o ;

assign reg6[9] = \reg6[9]~output_o ;

assign reg6[10] = \reg6[10]~output_o ;

assign reg6[11] = \reg6[11]~output_o ;

assign reg6[12] = \reg6[12]~output_o ;

assign reg6[13] = \reg6[13]~output_o ;

assign reg6[14] = \reg6[14]~output_o ;

assign reg6[15] = \reg6[15]~output_o ;

assign reg6[16] = \reg6[16]~output_o ;

assign reg6[17] = \reg6[17]~output_o ;

assign reg6[18] = \reg6[18]~output_o ;

assign reg6[19] = \reg6[19]~output_o ;

assign reg6[20] = \reg6[20]~output_o ;

assign reg6[21] = \reg6[21]~output_o ;

assign reg6[22] = \reg6[22]~output_o ;

assign reg6[23] = \reg6[23]~output_o ;

assign reg6[24] = \reg6[24]~output_o ;

assign reg6[25] = \reg6[25]~output_o ;

assign reg6[26] = \reg6[26]~output_o ;

assign reg6[27] = \reg6[27]~output_o ;

assign reg6[28] = \reg6[28]~output_o ;

assign reg6[29] = \reg6[29]~output_o ;

assign reg6[30] = \reg6[30]~output_o ;

assign reg6[31] = \reg6[31]~output_o ;

assign reg7[0] = \reg7[0]~output_o ;

assign reg7[1] = \reg7[1]~output_o ;

assign reg7[2] = \reg7[2]~output_o ;

assign reg7[3] = \reg7[3]~output_o ;

assign reg7[4] = \reg7[4]~output_o ;

assign reg7[5] = \reg7[5]~output_o ;

assign reg7[6] = \reg7[6]~output_o ;

assign reg7[7] = \reg7[7]~output_o ;

assign reg7[8] = \reg7[8]~output_o ;

assign reg7[9] = \reg7[9]~output_o ;

assign reg7[10] = \reg7[10]~output_o ;

assign reg7[11] = \reg7[11]~output_o ;

assign reg7[12] = \reg7[12]~output_o ;

assign reg7[13] = \reg7[13]~output_o ;

assign reg7[14] = \reg7[14]~output_o ;

assign reg7[15] = \reg7[15]~output_o ;

assign reg7[16] = \reg7[16]~output_o ;

assign reg7[17] = \reg7[17]~output_o ;

assign reg7[18] = \reg7[18]~output_o ;

assign reg7[19] = \reg7[19]~output_o ;

assign reg7[20] = \reg7[20]~output_o ;

assign reg7[21] = \reg7[21]~output_o ;

assign reg7[22] = \reg7[22]~output_o ;

assign reg7[23] = \reg7[23]~output_o ;

assign reg7[24] = \reg7[24]~output_o ;

assign reg7[25] = \reg7[25]~output_o ;

assign reg7[26] = \reg7[26]~output_o ;

assign reg7[27] = \reg7[27]~output_o ;

assign reg7[28] = \reg7[28]~output_o ;

assign reg7[29] = \reg7[29]~output_o ;

assign reg7[30] = \reg7[30]~output_o ;

assign reg7[31] = \reg7[31]~output_o ;

assign reg8[0] = \reg8[0]~output_o ;

assign reg8[1] = \reg8[1]~output_o ;

assign reg8[2] = \reg8[2]~output_o ;

assign reg8[3] = \reg8[3]~output_o ;

assign reg8[4] = \reg8[4]~output_o ;

assign reg8[5] = \reg8[5]~output_o ;

assign reg8[6] = \reg8[6]~output_o ;

assign reg8[7] = \reg8[7]~output_o ;

assign reg8[8] = \reg8[8]~output_o ;

assign reg8[9] = \reg8[9]~output_o ;

assign reg8[10] = \reg8[10]~output_o ;

assign reg8[11] = \reg8[11]~output_o ;

assign reg8[12] = \reg8[12]~output_o ;

assign reg8[13] = \reg8[13]~output_o ;

assign reg8[14] = \reg8[14]~output_o ;

assign reg8[15] = \reg8[15]~output_o ;

assign reg8[16] = \reg8[16]~output_o ;

assign reg8[17] = \reg8[17]~output_o ;

assign reg8[18] = \reg8[18]~output_o ;

assign reg8[19] = \reg8[19]~output_o ;

assign reg8[20] = \reg8[20]~output_o ;

assign reg8[21] = \reg8[21]~output_o ;

assign reg8[22] = \reg8[22]~output_o ;

assign reg8[23] = \reg8[23]~output_o ;

assign reg8[24] = \reg8[24]~output_o ;

assign reg8[25] = \reg8[25]~output_o ;

assign reg8[26] = \reg8[26]~output_o ;

assign reg8[27] = \reg8[27]~output_o ;

assign reg8[28] = \reg8[28]~output_o ;

assign reg8[29] = \reg8[29]~output_o ;

assign reg8[30] = \reg8[30]~output_o ;

assign reg8[31] = \reg8[31]~output_o ;

assign reg9[0] = \reg9[0]~output_o ;

assign reg9[1] = \reg9[1]~output_o ;

assign reg9[2] = \reg9[2]~output_o ;

assign reg9[3] = \reg9[3]~output_o ;

assign reg9[4] = \reg9[4]~output_o ;

assign reg9[5] = \reg9[5]~output_o ;

assign reg9[6] = \reg9[6]~output_o ;

assign reg9[7] = \reg9[7]~output_o ;

assign reg9[8] = \reg9[8]~output_o ;

assign reg9[9] = \reg9[9]~output_o ;

assign reg9[10] = \reg9[10]~output_o ;

assign reg9[11] = \reg9[11]~output_o ;

assign reg9[12] = \reg9[12]~output_o ;

assign reg9[13] = \reg9[13]~output_o ;

assign reg9[14] = \reg9[14]~output_o ;

assign reg9[15] = \reg9[15]~output_o ;

assign reg9[16] = \reg9[16]~output_o ;

assign reg9[17] = \reg9[17]~output_o ;

assign reg9[18] = \reg9[18]~output_o ;

assign reg9[19] = \reg9[19]~output_o ;

assign reg9[20] = \reg9[20]~output_o ;

assign reg9[21] = \reg9[21]~output_o ;

assign reg9[22] = \reg9[22]~output_o ;

assign reg9[23] = \reg9[23]~output_o ;

assign reg9[24] = \reg9[24]~output_o ;

assign reg9[25] = \reg9[25]~output_o ;

assign reg9[26] = \reg9[26]~output_o ;

assign reg9[27] = \reg9[27]~output_o ;

assign reg9[28] = \reg9[28]~output_o ;

assign reg9[29] = \reg9[29]~output_o ;

assign reg9[30] = \reg9[30]~output_o ;

assign reg9[31] = \reg9[31]~output_o ;

assign reg10[0] = \reg10[0]~output_o ;

assign reg10[1] = \reg10[1]~output_o ;

assign reg10[2] = \reg10[2]~output_o ;

assign reg10[3] = \reg10[3]~output_o ;

assign reg10[4] = \reg10[4]~output_o ;

assign reg10[5] = \reg10[5]~output_o ;

assign reg10[6] = \reg10[6]~output_o ;

assign reg10[7] = \reg10[7]~output_o ;

assign reg10[8] = \reg10[8]~output_o ;

assign reg10[9] = \reg10[9]~output_o ;

assign reg10[10] = \reg10[10]~output_o ;

assign reg10[11] = \reg10[11]~output_o ;

assign reg10[12] = \reg10[12]~output_o ;

assign reg10[13] = \reg10[13]~output_o ;

assign reg10[14] = \reg10[14]~output_o ;

assign reg10[15] = \reg10[15]~output_o ;

assign reg10[16] = \reg10[16]~output_o ;

assign reg10[17] = \reg10[17]~output_o ;

assign reg10[18] = \reg10[18]~output_o ;

assign reg10[19] = \reg10[19]~output_o ;

assign reg10[20] = \reg10[20]~output_o ;

assign reg10[21] = \reg10[21]~output_o ;

assign reg10[22] = \reg10[22]~output_o ;

assign reg10[23] = \reg10[23]~output_o ;

assign reg10[24] = \reg10[24]~output_o ;

assign reg10[25] = \reg10[25]~output_o ;

assign reg10[26] = \reg10[26]~output_o ;

assign reg10[27] = \reg10[27]~output_o ;

assign reg10[28] = \reg10[28]~output_o ;

assign reg10[29] = \reg10[29]~output_o ;

assign reg10[30] = \reg10[30]~output_o ;

assign reg10[31] = \reg10[31]~output_o ;

assign reg11[0] = \reg11[0]~output_o ;

assign reg11[1] = \reg11[1]~output_o ;

assign reg11[2] = \reg11[2]~output_o ;

assign reg11[3] = \reg11[3]~output_o ;

assign reg11[4] = \reg11[4]~output_o ;

assign reg11[5] = \reg11[5]~output_o ;

assign reg11[6] = \reg11[6]~output_o ;

assign reg11[7] = \reg11[7]~output_o ;

assign reg11[8] = \reg11[8]~output_o ;

assign reg11[9] = \reg11[9]~output_o ;

assign reg11[10] = \reg11[10]~output_o ;

assign reg11[11] = \reg11[11]~output_o ;

assign reg11[12] = \reg11[12]~output_o ;

assign reg11[13] = \reg11[13]~output_o ;

assign reg11[14] = \reg11[14]~output_o ;

assign reg11[15] = \reg11[15]~output_o ;

assign reg11[16] = \reg11[16]~output_o ;

assign reg11[17] = \reg11[17]~output_o ;

assign reg11[18] = \reg11[18]~output_o ;

assign reg11[19] = \reg11[19]~output_o ;

assign reg11[20] = \reg11[20]~output_o ;

assign reg11[21] = \reg11[21]~output_o ;

assign reg11[22] = \reg11[22]~output_o ;

assign reg11[23] = \reg11[23]~output_o ;

assign reg11[24] = \reg11[24]~output_o ;

assign reg11[25] = \reg11[25]~output_o ;

assign reg11[26] = \reg11[26]~output_o ;

assign reg11[27] = \reg11[27]~output_o ;

assign reg11[28] = \reg11[28]~output_o ;

assign reg11[29] = \reg11[29]~output_o ;

assign reg11[30] = \reg11[30]~output_o ;

assign reg11[31] = \reg11[31]~output_o ;

assign reg12[0] = \reg12[0]~output_o ;

assign reg12[1] = \reg12[1]~output_o ;

assign reg12[2] = \reg12[2]~output_o ;

assign reg12[3] = \reg12[3]~output_o ;

assign reg12[4] = \reg12[4]~output_o ;

assign reg12[5] = \reg12[5]~output_o ;

assign reg12[6] = \reg12[6]~output_o ;

assign reg12[7] = \reg12[7]~output_o ;

assign reg12[8] = \reg12[8]~output_o ;

assign reg12[9] = \reg12[9]~output_o ;

assign reg12[10] = \reg12[10]~output_o ;

assign reg12[11] = \reg12[11]~output_o ;

assign reg12[12] = \reg12[12]~output_o ;

assign reg12[13] = \reg12[13]~output_o ;

assign reg12[14] = \reg12[14]~output_o ;

assign reg12[15] = \reg12[15]~output_o ;

assign reg12[16] = \reg12[16]~output_o ;

assign reg12[17] = \reg12[17]~output_o ;

assign reg12[18] = \reg12[18]~output_o ;

assign reg12[19] = \reg12[19]~output_o ;

assign reg12[20] = \reg12[20]~output_o ;

assign reg12[21] = \reg12[21]~output_o ;

assign reg12[22] = \reg12[22]~output_o ;

assign reg12[23] = \reg12[23]~output_o ;

assign reg12[24] = \reg12[24]~output_o ;

assign reg12[25] = \reg12[25]~output_o ;

assign reg12[26] = \reg12[26]~output_o ;

assign reg12[27] = \reg12[27]~output_o ;

assign reg12[28] = \reg12[28]~output_o ;

assign reg12[29] = \reg12[29]~output_o ;

assign reg12[30] = \reg12[30]~output_o ;

assign reg12[31] = \reg12[31]~output_o ;

assign reg13[0] = \reg13[0]~output_o ;

assign reg13[1] = \reg13[1]~output_o ;

assign reg13[2] = \reg13[2]~output_o ;

assign reg13[3] = \reg13[3]~output_o ;

assign reg13[4] = \reg13[4]~output_o ;

assign reg13[5] = \reg13[5]~output_o ;

assign reg13[6] = \reg13[6]~output_o ;

assign reg13[7] = \reg13[7]~output_o ;

assign reg13[8] = \reg13[8]~output_o ;

assign reg13[9] = \reg13[9]~output_o ;

assign reg13[10] = \reg13[10]~output_o ;

assign reg13[11] = \reg13[11]~output_o ;

assign reg13[12] = \reg13[12]~output_o ;

assign reg13[13] = \reg13[13]~output_o ;

assign reg13[14] = \reg13[14]~output_o ;

assign reg13[15] = \reg13[15]~output_o ;

assign reg13[16] = \reg13[16]~output_o ;

assign reg13[17] = \reg13[17]~output_o ;

assign reg13[18] = \reg13[18]~output_o ;

assign reg13[19] = \reg13[19]~output_o ;

assign reg13[20] = \reg13[20]~output_o ;

assign reg13[21] = \reg13[21]~output_o ;

assign reg13[22] = \reg13[22]~output_o ;

assign reg13[23] = \reg13[23]~output_o ;

assign reg13[24] = \reg13[24]~output_o ;

assign reg13[25] = \reg13[25]~output_o ;

assign reg13[26] = \reg13[26]~output_o ;

assign reg13[27] = \reg13[27]~output_o ;

assign reg13[28] = \reg13[28]~output_o ;

assign reg13[29] = \reg13[29]~output_o ;

assign reg13[30] = \reg13[30]~output_o ;

assign reg13[31] = \reg13[31]~output_o ;

assign reg30[0] = \reg30[0]~output_o ;

assign reg30[1] = \reg30[1]~output_o ;

assign reg30[2] = \reg30[2]~output_o ;

assign reg30[3] = \reg30[3]~output_o ;

assign reg30[4] = \reg30[4]~output_o ;

assign reg30[5] = \reg30[5]~output_o ;

assign reg30[6] = \reg30[6]~output_o ;

assign reg30[7] = \reg30[7]~output_o ;

assign reg30[8] = \reg30[8]~output_o ;

assign reg30[9] = \reg30[9]~output_o ;

assign reg30[10] = \reg30[10]~output_o ;

assign reg30[11] = \reg30[11]~output_o ;

assign reg30[12] = \reg30[12]~output_o ;

assign reg30[13] = \reg30[13]~output_o ;

assign reg30[14] = \reg30[14]~output_o ;

assign reg30[15] = \reg30[15]~output_o ;

assign reg30[16] = \reg30[16]~output_o ;

assign reg30[17] = \reg30[17]~output_o ;

assign reg30[18] = \reg30[18]~output_o ;

assign reg30[19] = \reg30[19]~output_o ;

assign reg30[20] = \reg30[20]~output_o ;

assign reg30[21] = \reg30[21]~output_o ;

assign reg30[22] = \reg30[22]~output_o ;

assign reg30[23] = \reg30[23]~output_o ;

assign reg30[24] = \reg30[24]~output_o ;

assign reg30[25] = \reg30[25]~output_o ;

assign reg30[26] = \reg30[26]~output_o ;

assign reg30[27] = \reg30[27]~output_o ;

assign reg30[28] = \reg30[28]~output_o ;

assign reg30[29] = \reg30[29]~output_o ;

assign reg30[30] = \reg30[30]~output_o ;

assign reg30[31] = \reg30[31]~output_o ;

assign reg31[0] = \reg31[0]~output_o ;

assign reg31[1] = \reg31[1]~output_o ;

assign reg31[2] = \reg31[2]~output_o ;

assign reg31[3] = \reg31[3]~output_o ;

assign reg31[4] = \reg31[4]~output_o ;

assign reg31[5] = \reg31[5]~output_o ;

assign reg31[6] = \reg31[6]~output_o ;

assign reg31[7] = \reg31[7]~output_o ;

assign reg31[8] = \reg31[8]~output_o ;

assign reg31[9] = \reg31[9]~output_o ;

assign reg31[10] = \reg31[10]~output_o ;

assign reg31[11] = \reg31[11]~output_o ;

assign reg31[12] = \reg31[12]~output_o ;

assign reg31[13] = \reg31[13]~output_o ;

assign reg31[14] = \reg31[14]~output_o ;

assign reg31[15] = \reg31[15]~output_o ;

assign reg31[16] = \reg31[16]~output_o ;

assign reg31[17] = \reg31[17]~output_o ;

assign reg31[18] = \reg31[18]~output_o ;

assign reg31[19] = \reg31[19]~output_o ;

assign reg31[20] = \reg31[20]~output_o ;

assign reg31[21] = \reg31[21]~output_o ;

assign reg31[22] = \reg31[22]~output_o ;

assign reg31[23] = \reg31[23]~output_o ;

assign reg31[24] = \reg31[24]~output_o ;

assign reg31[25] = \reg31[25]~output_o ;

assign reg31[26] = \reg31[26]~output_o ;

assign reg31[27] = \reg31[27]~output_o ;

assign reg31[28] = \reg31[28]~output_o ;

assign reg31[29] = \reg31[29]~output_o ;

assign reg31[30] = \reg31[30]~output_o ;

assign reg31[31] = \reg31[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
