<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_input_nor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="four_input_nor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_input_nor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="four_input_nor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="four_input_nor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_input_nor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_input_nor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_input_nor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_input_nor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_input_nor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_input_nor_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="full_adder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="full_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="full_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="full_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="full_adder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="full_adder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="full_adder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="full_adder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="full_adder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="full_adder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="full_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="full_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="full_adder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="full_adder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="full_adder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="full_adder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="full_adder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="full_adder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="full_adder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="full_adder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="full_adder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="full_adder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="full_adder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="full_adder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="full_adder_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="full_adder_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="full_adder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="full_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="half_adder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="half_adder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="half_adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="half_adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="half_adder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="not_gate.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="not_gate.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="not_gate.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="not_gate.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="not_gate.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="not_gate_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="not_gate_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="not_gate_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="not_gate_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="not_gate_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_nand_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_nand_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_nand_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_nand_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="three_input_or.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="three_input_or.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="three_input_or.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="three_input_or.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="three_input_or.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="three_input_or_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="three_input_or_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="three_input_or_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_and.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_input_and.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_input_and.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_input_and.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_input_and.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_and_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_and_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_and_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="two_input_nand.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="two_input_nand.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="two_input_nand.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="two_input_nand.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="two_input_nand.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="two_input_nand.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="two_input_nand.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="two_input_nand.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="two_input_nand.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="two_input_nand.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nand.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="two_input_nand.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_input_nand.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_input_nand.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_input_nand.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="two_input_nand.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="two_input_nand.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="two_input_nand.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="two_input_nand.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="two_input_nand.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="two_input_nand.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="two_input_nand_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_nand_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="two_input_nand_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="two_input_nand_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="two_input_nand_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="two_input_nand_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="two_input_nand_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="two_input_nand_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="two_input_nand_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="two_input_nand_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="two_input_nand_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nand_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="two_input_nand_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="two_input_nand_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_nand_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nand_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="two_input_nand_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nand_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="two_input_nand_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_input_nor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_input_nor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_input_nor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_input_nor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_nor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_nor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_or.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_input_or.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_input_or.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_input_or.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_input_or.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_or_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_or_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_or_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_xor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_input_xor.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_input_xor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_input_xor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_input_xor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_xor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_input_xor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_input_xor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_to_one_mux.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="two_to_one_mux.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="two_to_one_mux.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="two_to_one_mux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="two_to_one_mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_to_one_mux_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="two_to_one_mux_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="two_to_one_mux_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508163746" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508163746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508432682" xil_pn:in_ck="9007530464444855319" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508432682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_input_nor.vhd"/>
      <outfile xil_pn:name="four_input_nor_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_tb.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="not_gate_tb.vhd"/>
      <outfile xil_pn:name="three_input_or.vhd"/>
      <outfile xil_pn:name="three_input_or_tb.vhd"/>
      <outfile xil_pn:name="two_input_and.vhd"/>
      <outfile xil_pn:name="two_input_and_tb.vhd"/>
      <outfile xil_pn:name="two_input_nand.vhd"/>
      <outfile xil_pn:name="two_input_nand_tb.vhd"/>
      <outfile xil_pn:name="two_input_nor.vhd"/>
      <outfile xil_pn:name="two_input_nor_tb.vhd"/>
      <outfile xil_pn:name="two_input_or.vhd"/>
      <outfile xil_pn:name="two_input_or_tb.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_input_xor_tb.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
      <outfile xil_pn:name="two_to_one_mux_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508432686" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-520572142880761499" xil_pn:start_ts="1508432686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508432686" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3355947557896440021" xil_pn:start_ts="1508432686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508425447" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2454874973563230849" xil_pn:start_ts="1508425447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508432686" xil_pn:in_ck="9007530464444855319" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508432686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_input_nor.vhd"/>
      <outfile xil_pn:name="four_input_nor_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_tb.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_tb.vhd"/>
      <outfile xil_pn:name="not_gate.vhd"/>
      <outfile xil_pn:name="not_gate_tb.vhd"/>
      <outfile xil_pn:name="three_input_or.vhd"/>
      <outfile xil_pn:name="three_input_or_tb.vhd"/>
      <outfile xil_pn:name="two_input_and.vhd"/>
      <outfile xil_pn:name="two_input_and_tb.vhd"/>
      <outfile xil_pn:name="two_input_nand.vhd"/>
      <outfile xil_pn:name="two_input_nand_tb.vhd"/>
      <outfile xil_pn:name="two_input_nor.vhd"/>
      <outfile xil_pn:name="two_input_nor_tb.vhd"/>
      <outfile xil_pn:name="two_input_or.vhd"/>
      <outfile xil_pn:name="two_input_or_tb.vhd"/>
      <outfile xil_pn:name="two_input_xor.vhd"/>
      <outfile xil_pn:name="two_input_xor_tb.vhd"/>
      <outfile xil_pn:name="two_to_one_mux.vhd"/>
      <outfile xil_pn:name="two_to_one_mux_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1508432688" xil_pn:in_ck="9007530464444855319" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6526888936807523251" xil_pn:start_ts="1508432686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="half_adder_tb_beh.prj"/>
      <outfile xil_pn:name="half_adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508432688" xil_pn:in_ck="110443843346052583" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3738454644024111354" xil_pn:start_ts="1508432688">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="half_adder_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1508163602" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1508163601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430124" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5002553121562809938" xil_pn:start_ts="1508430124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430124" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2454874973563230849" xil_pn:start_ts="1508430124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508163602" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1508163602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430124" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6769521612326724542" xil_pn:start_ts="1508430124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508163602" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3865647962683562665" xil_pn:start_ts="1508163602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430124" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4014016253411879563" xil_pn:start_ts="1508430124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430131" xil_pn:in_ck="-2681698067282903256" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7638177416455322059" xil_pn:start_ts="1508430124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="full_adder.lso"/>
      <outfile xil_pn:name="full_adder.ngc"/>
      <outfile xil_pn:name="full_adder.ngr"/>
      <outfile xil_pn:name="full_adder.prj"/>
      <outfile xil_pn:name="full_adder.stx"/>
      <outfile xil_pn:name="full_adder.syr"/>
      <outfile xil_pn:name="full_adder.xst"/>
      <outfile xil_pn:name="full_adder_stx_beh.prj"/>
      <outfile xil_pn:name="full_adder_tb_stx_beh.prj"/>
      <outfile xil_pn:name="full_adder_vhdl.prj"/>
      <outfile xil_pn:name="full_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1508430131" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6294840192466699725" xil_pn:start_ts="1508430131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508430136" xil_pn:in_ck="4163305304363812440" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9124592616103403365" xil_pn:start_ts="1508430131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="full_adder.bld"/>
      <outfile xil_pn:name="full_adder.ngd"/>
      <outfile xil_pn:name="full_adder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508430163" xil_pn:in_ck="4163305304363812441" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="5567200229747481605" xil_pn:start_ts="1508430136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="full_adder.pcf"/>
      <outfile xil_pn:name="full_adder_map.map"/>
      <outfile xil_pn:name="full_adder_map.mrp"/>
      <outfile xil_pn:name="full_adder_map.ncd"/>
      <outfile xil_pn:name="full_adder_map.ngm"/>
      <outfile xil_pn:name="full_adder_map.xrpt"/>
      <outfile xil_pn:name="full_adder_summary.xml"/>
      <outfile xil_pn:name="full_adder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1508430194" xil_pn:in_ck="6351553867279047154" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4911417832838480196" xil_pn:start_ts="1508430163">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="full_adder.ncd"/>
      <outfile xil_pn:name="full_adder.pad"/>
      <outfile xil_pn:name="full_adder.par"/>
      <outfile xil_pn:name="full_adder.ptwx"/>
      <outfile xil_pn:name="full_adder.unroutes"/>
      <outfile xil_pn:name="full_adder.xpi"/>
      <outfile xil_pn:name="full_adder_pad.csv"/>
      <outfile xil_pn:name="full_adder_pad.txt"/>
      <outfile xil_pn:name="full_adder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1508430194" xil_pn:in_ck="4163305304363812309" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1508430191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="full_adder.twr"/>
      <outfile xil_pn:name="full_adder.twx"/>
    </transform>
  </transforms>

</generated_project>
