macro_line|#ifndef __PPC64_PCI_H
DECL|macro|__PPC64_PCI_H
mdefine_line|#define __PPC64_PCI_H
macro_line|#ifdef __KERNEL__
multiline_comment|/*&n; * This program is free software; you can redistribute it and/or&n; * modify it under the terms of the GNU General Public License&n; * as published by the Free Software Foundation; either version&n; * 2 of the License, or (at your option) any later version.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/string.h&gt;
macro_line|#include &lt;linux/dma-mapping.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/scatterlist.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/prom.h&gt;
DECL|macro|PCIBIOS_MIN_IO
mdefine_line|#define PCIBIOS_MIN_IO&t;&t;0x1000
DECL|macro|PCIBIOS_MIN_MEM
mdefine_line|#define PCIBIOS_MIN_MEM&t;&t;0x10000000
r_struct
id|pci_dev
suffix:semicolon
macro_line|#ifdef CONFIG_PPC_ISERIES
DECL|macro|pcibios_scan_all_fns
mdefine_line|#define pcibios_scan_all_fns(a, b)&t;0
macro_line|#else
r_extern
r_int
id|pcibios_scan_all_fns
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
comma
r_int
id|devfn
)paren
suffix:semicolon
macro_line|#endif
DECL|function|pcibios_set_master
r_static
r_inline
r_void
id|pcibios_set_master
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
multiline_comment|/* No special bus mastering setup handling */
)brace
DECL|function|pcibios_penalize_isa_irq
r_static
r_inline
r_void
id|pcibios_penalize_isa_irq
c_func
(paren
r_int
id|irq
)paren
(brace
multiline_comment|/* We don&squot;t do dynamic PCI IRQ allocation */
)brace
DECL|macro|HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ
mdefine_line|#define HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ
DECL|function|pci_get_legacy_ide_irq
r_static
r_inline
r_int
id|pci_get_legacy_ide_irq
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_int
id|channel
)paren
(brace
r_if
c_cond
(paren
id|ppc_md.pci_get_legacy_ide_irq
)paren
r_return
id|ppc_md
dot
id|pci_get_legacy_ide_irq
c_func
(paren
id|dev
comma
id|channel
)paren
suffix:semicolon
r_return
id|channel
ques
c_cond
l_int|15
suffix:colon
l_int|14
suffix:semicolon
)brace
DECL|macro|HAVE_ARCH_PCI_MWI
mdefine_line|#define HAVE_ARCH_PCI_MWI 1
DECL|function|pcibios_prep_mwi
r_static
r_inline
r_int
id|pcibios_prep_mwi
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
multiline_comment|/*&n;&t; * We would like to avoid touching the cacheline size or MWI bit&n;&t; * but we cant do that with the current pcibios_prep_mwi &n;&t; * interface. pSeries firmware sets the cacheline size (which is not&n;&t; * the cpu cacheline size in all cases) and hardware treats MWI &n;&t; * the same as memory write. So we dont touch the cacheline size&n;&t; * here and allow the generic code to set the MWI bit.&n;&t; */
r_return
l_int|0
suffix:semicolon
)brace
r_extern
r_int
r_int
id|pcibios_assign_all_busses
c_func
(paren
r_void
)paren
suffix:semicolon
multiline_comment|/*&n; * PCI DMA operations are abstracted for G5 vs. i/pSeries&n; */
DECL|struct|pci_dma_ops
r_struct
id|pci_dma_ops
(brace
DECL|member|pci_alloc_consistent
r_void
op_star
(paren
op_star
id|pci_alloc_consistent
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_int
id|size
comma
id|dma_addr_t
op_star
id|dma_handle
)paren
suffix:semicolon
DECL|member|pci_free_consistent
r_void
(paren
op_star
id|pci_free_consistent
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_int
id|size
comma
r_void
op_star
id|vaddr
comma
id|dma_addr_t
id|dma_handle
)paren
suffix:semicolon
DECL|member|pci_map_single
id|dma_addr_t
(paren
op_star
id|pci_map_single
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_void
op_star
id|ptr
comma
r_int
id|size
comma
r_enum
id|dma_data_direction
id|direction
)paren
suffix:semicolon
DECL|member|pci_unmap_single
r_void
(paren
op_star
id|pci_unmap_single
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|dma_addr_t
id|dma_addr
comma
r_int
id|size
comma
r_enum
id|dma_data_direction
id|direction
)paren
suffix:semicolon
DECL|member|pci_map_sg
r_int
(paren
op_star
id|pci_map_sg
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nents
comma
r_enum
id|dma_data_direction
id|direction
)paren
suffix:semicolon
DECL|member|pci_unmap_sg
r_void
(paren
op_star
id|pci_unmap_sg
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nents
comma
r_enum
id|dma_data_direction
id|direction
)paren
suffix:semicolon
DECL|member|pci_dma_supported
r_int
(paren
op_star
id|pci_dma_supported
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|u64
id|mask
)paren
suffix:semicolon
DECL|member|pci_dac_dma_supported
r_int
(paren
op_star
id|pci_dac_dma_supported
)paren
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|u64
id|mask
)paren
suffix:semicolon
)brace
suffix:semicolon
r_extern
r_struct
id|pci_dma_ops
id|pci_dma_ops
suffix:semicolon
DECL|function|pci_alloc_consistent
r_static
r_inline
r_void
op_star
id|pci_alloc_consistent
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_int
id|size
comma
id|dma_addr_t
op_star
id|dma_handle
)paren
(brace
r_return
id|pci_dma_ops
dot
id|pci_alloc_consistent
c_func
(paren
id|hwdev
comma
id|size
comma
id|dma_handle
)paren
suffix:semicolon
)brace
DECL|function|pci_free_consistent
r_static
r_inline
r_void
id|pci_free_consistent
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_int
id|size
comma
r_void
op_star
id|vaddr
comma
id|dma_addr_t
id|dma_handle
)paren
(brace
id|pci_dma_ops
dot
id|pci_free_consistent
c_func
(paren
id|hwdev
comma
id|size
comma
id|vaddr
comma
id|dma_handle
)paren
suffix:semicolon
)brace
DECL|function|pci_map_single
r_static
r_inline
id|dma_addr_t
id|pci_map_single
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_void
op_star
id|ptr
comma
r_int
id|size
comma
r_int
id|direction
)paren
(brace
r_return
id|pci_dma_ops
dot
id|pci_map_single
c_func
(paren
id|hwdev
comma
id|ptr
comma
id|size
comma
(paren
r_enum
id|dma_data_direction
)paren
id|direction
)paren
suffix:semicolon
)brace
DECL|function|pci_unmap_single
r_static
r_inline
r_void
id|pci_unmap_single
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|dma_addr_t
id|dma_addr
comma
r_int
id|size
comma
r_int
id|direction
)paren
(brace
id|pci_dma_ops
dot
id|pci_unmap_single
c_func
(paren
id|hwdev
comma
id|dma_addr
comma
id|size
comma
(paren
r_enum
id|dma_data_direction
)paren
id|direction
)paren
suffix:semicolon
)brace
DECL|function|pci_map_sg
r_static
r_inline
r_int
id|pci_map_sg
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nents
comma
r_int
id|direction
)paren
(brace
r_return
id|pci_dma_ops
dot
id|pci_map_sg
c_func
(paren
id|hwdev
comma
id|sg
comma
id|nents
comma
(paren
r_enum
id|dma_data_direction
)paren
id|direction
)paren
suffix:semicolon
)brace
DECL|function|pci_unmap_sg
r_static
r_inline
r_void
id|pci_unmap_sg
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nents
comma
r_int
id|direction
)paren
(brace
id|pci_dma_ops
dot
id|pci_unmap_sg
c_func
(paren
id|hwdev
comma
id|sg
comma
id|nents
comma
(paren
r_enum
id|dma_data_direction
)paren
id|direction
)paren
suffix:semicolon
)brace
DECL|function|pci_dma_sync_single_for_cpu
r_static
r_inline
r_void
id|pci_dma_sync_single_for_cpu
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|dma_addr_t
id|dma_handle
comma
r_int
id|size
comma
r_int
id|direction
)paren
(brace
id|BUG_ON
c_func
(paren
id|direction
op_eq
id|PCI_DMA_NONE
)paren
suffix:semicolon
multiline_comment|/* nothing to do */
)brace
DECL|function|pci_dma_sync_single_for_device
r_static
r_inline
r_void
id|pci_dma_sync_single_for_device
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|dma_addr_t
id|dma_handle
comma
r_int
id|size
comma
r_int
id|direction
)paren
(brace
id|BUG_ON
c_func
(paren
id|direction
op_eq
id|PCI_DMA_NONE
)paren
suffix:semicolon
multiline_comment|/* nothing to do */
)brace
DECL|function|pci_dma_sync_sg_for_cpu
r_static
r_inline
r_void
id|pci_dma_sync_sg_for_cpu
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nelems
comma
r_int
id|direction
)paren
(brace
id|BUG_ON
c_func
(paren
id|direction
op_eq
id|PCI_DMA_NONE
)paren
suffix:semicolon
multiline_comment|/* nothing to do */
)brace
DECL|function|pci_dma_sync_sg_for_device
r_static
r_inline
r_void
id|pci_dma_sync_sg_for_device
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
r_struct
id|scatterlist
op_star
id|sg
comma
r_int
id|nelems
comma
r_int
id|direction
)paren
(brace
id|BUG_ON
c_func
(paren
id|direction
op_eq
id|PCI_DMA_NONE
)paren
suffix:semicolon
multiline_comment|/* nothing to do */
)brace
multiline_comment|/* Return whether the given PCI device DMA address mask can&n; * be supported properly.  For example, if your device can&n; * only drive the low 24-bits during PCI bus mastering, then&n; * you would pass 0x00ffffff as the mask to this function.&n; * We default to supporting only 32 bits DMA unless we have&n; * an explicit override of this function in pci_dma_ops for&n; * the platform&n; */
DECL|function|pci_dma_supported
r_static
r_inline
r_int
id|pci_dma_supported
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|u64
id|mask
)paren
(brace
r_if
c_cond
(paren
id|pci_dma_ops.pci_dma_supported
)paren
r_return
id|pci_dma_ops
dot
id|pci_dma_supported
c_func
(paren
id|hwdev
comma
id|mask
)paren
suffix:semicolon
r_return
(paren
id|mask
OL
l_int|0x100000000ull
)paren
suffix:semicolon
)brace
multiline_comment|/* For DAC DMA, we currently don&squot;t support it by default, but&n; * we let the platform override this&n; */
DECL|function|pci_dac_dma_supported
r_static
r_inline
r_int
id|pci_dac_dma_supported
c_func
(paren
r_struct
id|pci_dev
op_star
id|hwdev
comma
id|u64
id|mask
)paren
(brace
r_if
c_cond
(paren
id|pci_dma_ops.pci_dac_dma_supported
)paren
r_return
id|pci_dma_ops
dot
id|pci_dac_dma_supported
c_func
(paren
id|hwdev
comma
id|mask
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|pci_dma_mapping_error
r_static
r_inline
r_int
id|pci_dma_mapping_error
c_func
(paren
id|dma_addr_t
id|dma_addr
)paren
(brace
r_return
id|dma_mapping_error
c_func
(paren
id|dma_addr
)paren
suffix:semicolon
)brace
r_extern
r_int
id|pci_domain_nr
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
suffix:semicolon
multiline_comment|/* Decide whether to display the domain number in /proc */
r_extern
r_int
id|pci_proc_domain
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
suffix:semicolon
r_struct
id|vm_area_struct
suffix:semicolon
multiline_comment|/* Map a range of PCI memory or I/O space for a device into user space */
r_int
id|pci_mmap_page_range
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
r_struct
id|vm_area_struct
op_star
id|vma
comma
r_enum
id|pci_mmap_state
id|mmap_state
comma
r_int
id|write_combine
)paren
suffix:semicolon
multiline_comment|/* Tell drivers/pci/proc.c that we have pci_mmap_page_range() */
DECL|macro|HAVE_PCI_MMAP
mdefine_line|#define HAVE_PCI_MMAP&t;1
DECL|macro|pci_map_page
mdefine_line|#define pci_map_page(dev, page, off, size, dir) &bslash;&n;&t;&t;pci_map_single(dev, (page_address(page) + (off)), size, dir)
DECL|macro|pci_unmap_page
mdefine_line|#define pci_unmap_page(dev,addr,sz,dir) pci_unmap_single(dev,addr,sz,dir)
multiline_comment|/* pci_unmap_{single,page} is not a nop, thus... */
DECL|macro|DECLARE_PCI_UNMAP_ADDR
mdefine_line|#define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME)&t;&bslash;&n;&t;dma_addr_t ADDR_NAME;
DECL|macro|DECLARE_PCI_UNMAP_LEN
mdefine_line|#define DECLARE_PCI_UNMAP_LEN(LEN_NAME)&t;&t;&bslash;&n;&t;__u32 LEN_NAME;
DECL|macro|pci_unmap_addr
mdefine_line|#define pci_unmap_addr(PTR, ADDR_NAME)&t;&t;&t;&bslash;&n;&t;((PTR)-&gt;ADDR_NAME)
DECL|macro|pci_unmap_addr_set
mdefine_line|#define pci_unmap_addr_set(PTR, ADDR_NAME, VAL)&t;&t;&bslash;&n;&t;(((PTR)-&gt;ADDR_NAME) = (VAL))
DECL|macro|pci_unmap_len
mdefine_line|#define pci_unmap_len(PTR, LEN_NAME)&t;&t;&t;&bslash;&n;&t;((PTR)-&gt;LEN_NAME)
DECL|macro|pci_unmap_len_set
mdefine_line|#define pci_unmap_len_set(PTR, LEN_NAME, VAL)&t;&t;&bslash;&n;&t;(((PTR)-&gt;LEN_NAME) = (VAL))
multiline_comment|/* The PCI address space does equal the physical memory&n; * address space.  The networking and block device layers use&n; * this boolean for bounce buffer decisions.&n; */
DECL|macro|PCI_DMA_BUS_IS_PHYS
mdefine_line|#define PCI_DMA_BUS_IS_PHYS&t;(0)
r_extern
r_void
id|pcibios_resource_to_bus
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_struct
id|pci_bus_region
op_star
id|region
comma
r_struct
id|resource
op_star
id|res
)paren
suffix:semicolon
r_extern
r_int
id|unmap_bus_range
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
suffix:semicolon
r_extern
r_int
id|remap_bus_range
c_func
(paren
r_struct
id|pci_bus
op_star
id|bus
)paren
suffix:semicolon
r_extern
r_void
id|pcibios_fixup_device_resources
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_struct
id|pci_bus
op_star
id|bus
)paren
suffix:semicolon
r_extern
r_struct
id|pci_controller
op_star
id|init_phb_dynamic
c_func
(paren
r_struct
id|device_node
op_star
id|dn
)paren
suffix:semicolon
r_extern
r_int
id|pci_read_irq_line
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
suffix:semicolon
r_extern
r_void
id|pcibios_add_platform_entries
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
suffix:semicolon
macro_line|#endif&t;/* __KERNEL__ */
macro_line|#endif /* __PPC64_PCI_H */
eof
