

================================================================
== Synthesis Summary Report of 'lab7_z2'
================================================================
+ General Information: 
    * Date:           Tue Dec  5 18:22:30 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab7_z2
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |  Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |  & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ lab7_z2  |     -|  0.43|     1025|  1.025e+04|         -|     1026|     -|        no|     -|  11 (4%)|  516 (~0%)|  280 (~0%)|    -|
    | o Mult    |     -|  9.00|     1024|  1.024e+04|         8|        -|   128|        no|     -|        -|          -|          -|    -|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| a_address0 | 7        |
| a_d0       | 64       |
| b_address0 | 7        |
| b_q0       | 64       |
| c_address0 | 7        |
| c_q0       | 64       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | out       | double*  |
| b        | in        | double*  |
| c        | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_we0        | port    |          |
| a        | a_d0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| c        | c_address0   | port    | offset   |
| c        | c_ce0        | port    |          |
| c        | c_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-----------+------+--------+---------+
| Name                               | DSP | Pragma | Variable  | Op   | Impl   | Latency |
+------------------------------------+-----+--------+-----------+------+--------+---------+
| + lab7_z2                          | 11  |        |           |      |        |         |
|   add_ln8_fu_121_p2                | -   |        | add_ln8   | add  | fabric | 0       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U1 | 11  | yes    | temp_mult | dmul | maxdsp | 4       |
+------------------------------------+-----+--------+-----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+-------------------------------------+---------------------------------+
| Type     | Options                             | Location                        |
+----------+-------------------------------------+---------------------------------+
| bind_op  | variable=temp_mult op=dmul impl=dsp | DIRECTIVE in lab7_z2, temp_mult |
| pipeline | off                                 | DIRECTIVE in lab7_z2            |
+----------+-------------------------------------+---------------------------------+


