0.7
2020.2
Nov 18 2020
09:47:47
D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.srcs/sim_1/new/tb.v,1655827439,verilog,,,,tb,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.srcs/sources_1/new/half_adder.v,1655826679,verilog,,D:/UCLA/OTHERS/interns/FPGA/half_adder/half_adder.srcs/sim_1/new/tb.v,,half_adder,,,,,,,,
