$date
	Sun Oct 15 23:35:33 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 4 ! p [4:1] $end
$var wire 16 " q [15:0] $end
$var reg 4 # x [4:1] $end
$var reg 16 $ y [15:0] $end
$scope module uut1 $end
$var wire 16 % x [15:0] $end
$var reg 4 & y [4:1] $end
$upscope $end
$scope module uut2 $end
$var wire 4 ' x [4:1] $end
$var reg 16 ( y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
b0 &
b1 %
b1 $
bx #
bx "
b0 !
$end
#10000
b1 &
b1 !
b10 $
b10 %
#20000
b10 &
b10 !
b100 $
b100 %
#30000
b11 &
b11 !
b1000 $
b1000 %
#40000
b100 &
b100 !
b10000 $
b10000 %
#50000
b101 &
b101 !
b100000 $
b100000 %
#60000
b110 &
b110 !
b1000000 $
b1000000 %
#70000
b111 &
b111 !
b10000000 $
b10000000 %
#80000
b1000 &
b1000 !
b100000000 $
b100000000 %
#90000
b1001 &
b1001 !
b1000000000 $
b1000000000 %
#100000
b1010 &
b1010 !
b10000000000 $
b10000000000 %
#110000
b1011 &
b1011 !
b100000000000 $
b100000000000 %
#120000
b1100 &
b1100 !
b1000000000000 $
b1000000000000 %
#130000
b1101 &
b1101 !
b10000000000000 $
b10000000000000 %
#140000
b1110 &
b1110 !
b100000000000000 $
b100000000000000 %
#150000
b1111 &
b1111 !
b1000000000000000 $
b1000000000000000 %
#160000
b1 (
b1 "
b0 #
b0 '
b0 $
b0 %
#170000
b10 (
b10 "
b1 #
b1 '
#180000
b100 (
b100 "
b10 #
b10 '
#190000
b1000 (
b1000 "
b11 #
b11 '
#200000
b10000 (
b10000 "
b100 #
b100 '
#210000
b100000 (
b100000 "
b101 #
b101 '
#220000
b1000000 (
b1000000 "
b110 #
b110 '
#230000
b10000000 (
b10000000 "
b111 #
b111 '
#240000
b100000000 (
b100000000 "
b1000 #
b1000 '
#250000
b1000000000 (
b1000000000 "
b1001 #
b1001 '
#260000
b10000000000 (
b10000000000 "
b1010 #
b1010 '
#270000
b100000000000 (
b100000000000 "
b1011 #
b1011 '
#280000
b1000000000000 (
b1000000000000 "
b1100 #
b1100 '
#290000
b10000000000000 (
b10000000000000 "
b1101 #
b1101 '
#300000
b100000000000000 (
b100000000000000 "
b1110 #
b1110 '
#310000
b1000000000000000 (
b1000000000000000 "
b1111 #
b1111 '
#320000
b1 (
b1 "
b0 #
b0 '
