C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/ram.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/ram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/sign_extend.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/sign_extend.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sign_extend

Top level modules:
	sign_extend

} {} {}} C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/primitives.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/primitives.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1
-- Compiling module register
-- Compiling module delay

Top level modules:
	mux2x1
	delay

} {} {}} C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/registerfile.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/registerfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module registerfile

Top level modules:
	registerfile

} {} {}} C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/klein/Documents/projects/RISC-V-CPU/src/hw/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}}
