// Seed: 1745448635
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3,
    input uwire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wire id_8,
    input tri0 id_9,
    output uwire id_10,
    output tri0 id_11,
    output wor id_12,
    input tri0 id_13
    , id_24,
    output uwire id_14,
    input tri1 id_15,
    output supply0 id_16,
    output wire id_17,
    input tri id_18,
    output wor id_19,
    output tri1 id_20,
    input supply1 id_21,
    output tri1 id_22
);
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    output logic id_10,
    input wor id_11,
    input supply0 id_12,
    output wor id_13,
    output wor id_14,
    input supply0 id_15,
    input tri1 id_16,
    output supply1 id_17,
    input wire id_18,
    output tri id_19,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    input tri0 id_24,
    output wand id_25,
    input tri1 id_26
);
  wire id_28, id_29;
  module_0(
      id_8,
      id_8,
      id_26,
      id_20,
      id_18,
      id_6,
      id_14,
      id_8,
      id_19,
      id_3,
      id_5,
      id_13,
      id_5,
      id_23,
      id_5,
      id_4,
      id_25,
      id_14,
      id_20,
      id_19,
      id_14,
      id_21,
      id_13
  );
  always #id_30 id_10 <= "";
endmodule
