// Seed: 962003392
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  tri0 id_2, id_3, id_4;
  assign id_3 = 1;
  tri id_5 = 1;
  assign id_3 = 1;
  id_6(
      1
  );
endmodule
module module_1 (
    output supply0 id_0#(
        .id_4(1),
        .id_5(1'b0)
    ),
    input supply1 id_1,
    output tri0 id_2
);
  assign id_4 = id_5;
  assign id_2 = 1;
  wire id_6, id_7, id_8;
  wire id_9;
  wire id_10, id_11;
  always_ff id_10 = id_9;
  wire id_12;
  module_0 modCall_1 (id_10);
  assign id_2 = 1'b0;
endmodule
