=====
SETUP
8.139
12.686
20.826
clk_27mhz_ibuf
0.000
0.982
m_uart_tx/tx_cnt_6_s0
1.226
1.684
m_uart_tx/n117_s42
3.159
4.191
m_uart_tx/n117_s35
4.528
5.627
m_uart_tx/n117_s25
6.442
7.474
m_uart_tx/n117_s20
7.480
8.302
m_uart_tx/tx_s1
12.686
=====
SETUP
10.251
10.932
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_tx/tx_cnt_3_s0
1.226
1.684
m_uart_tx/n140_s3
3.473
4.572
m_uart_tx/n117_s32
5.397
6.219
m_uart_tx/n117_s23
6.230
7.262
m_uart_tx/n117_s19
7.268
8.070
m_uart_tx/tx_s1
10.932
=====
SETUP
11.201
9.982
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_1_s0
9.982
=====
SETUP
11.201
9.982
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_2_s0
9.982
=====
SETUP
11.201
9.982
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_3_s0
9.982
=====
SETUP
11.201
9.982
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_4_s0
9.982
=====
SETUP
11.201
9.982
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_5_s0
9.982
=====
SETUP
11.210
9.972
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_6_s0
9.972
=====
SETUP
11.210
9.972
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_7_s0
9.972
=====
SETUP
11.217
9.965
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_3_s0
9.965
=====
SETUP
11.243
9.939
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/n64_s1
8.061
8.863
m_uart_rx/rx_cnt_0_s0
9.939
=====
SETUP
11.266
9.916
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_0_s0
9.916
=====
SETUP
11.471
9.355
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
n186_s17
8.533
9.355
fsm_controller_1_s2
9.355
=====
SETUP
11.551
9.631
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_1_s0
9.631
=====
SETUP
11.562
9.264
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
n170_s9
6.758
7.384
n184_s8
8.232
9.264
counter_rec_data_0_s0
9.264
=====
SETUP
11.634
9.548
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_4_s0
9.548
=====
SETUP
11.634
9.548
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_7_s0
9.548
=====
SETUP
11.634
9.548
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_8_s0
9.548
=====
SETUP
11.688
9.494
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
fsm_controller_1_s4
8.533
9.158
fsm_controller_0_s2
9.494
=====
SETUP
11.688
9.494
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
fsm_controller_1_s4
8.533
9.158
fsm_controller_1_s2
9.494
=====
SETUP
11.789
9.037
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
n170_s9
6.758
7.384
n176_s8
8.215
9.037
counter_rec_data_4_s0
9.037
=====
SETUP
11.916
8.910
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
n170_s9
6.758
7.383
n172_s8
7.811
8.910
counter_rec_data_6_s0
8.910
=====
SETUP
11.962
8.864
20.826
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
n170_s9
6.758
7.384
n178_s8
8.238
8.864
counter_rec_data_3_s0
8.864
=====
SETUP
11.983
9.200
21.182
clk_27mhz_ibuf
0.000
0.982
m_uart_rx/rx_cnt_1_s0
1.226
1.684
m_uart_rx/n246_s1
3.979
4.801
m_uart_rx/frame_end_s1
5.142
6.203
m_uart_rx/n64_s3
6.626
7.252
m_uart_rx/rx_bsy_s3
8.061
8.863
m_uart_rx/rx_bsy_s1
9.200
=====
SETUP
11.994
9.188
21.182
clk_27mhz_ibuf
0.000
0.982
n_data_1_s0
1.226
1.684
counter_rec_data_8_s15
2.039
3.138
counter_rec_data_8_s8
4.917
5.949
counter_rec_data_8_s5
6.758
7.384
counter_rec_data_8_s4
8.210
8.835
counter_rec_data_2_s0
9.188
=====
HOLD
0.709
1.738
1.029
clk_27mhz_ibuf
0.000
0.844
counter_rec_data_8_s0
1.029
1.362
n168_s8
1.366
1.738
counter_rec_data_8_s0
1.738
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_0_s0
1.029
1.362
m_uart_rx/n39_s2
1.367
1.739
m_uart_rx/rx_cnt_0_s0
1.739
=====
HOLD
0.710
1.739
1.029
clk_27mhz_ibuf
0.000
0.844
counter_rec_data_0_s0
1.029
1.362
n184_s8
1.367
1.739
counter_rec_data_0_s0
1.739
=====
HOLD
0.711
1.740
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_0_s0
1.029
1.362
m_uart_tx/n26_s2
1.368
1.740
m_uart_tx/tx_cnt_0_s0
1.740
=====
HOLD
0.714
1.743
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_bsy_s5
1.029
1.362
m_uart_tx/frame_begin_s3
1.371
1.743
m_uart_tx/tx_bsy_s5
1.743
=====
HOLD
0.715
1.744
1.029
clk_27mhz_ibuf
0.000
0.844
fsm_controller_0_s2
1.029
1.362
n187_s17
1.372
1.744
fsm_controller_0_s2
1.744
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_2_s0
1.029
1.362
m_uart_tx/n24_s
1.366
1.760
m_uart_tx/tx_cnt_2_s0
1.760
=====
HOLD
0.731
1.760
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_6_s0
1.029
1.362
m_uart_tx/n20_s
1.366
1.760
m_uart_tx/tx_cnt_6_s0
1.760
=====
HOLD
0.732
1.761
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_2_s0
1.029
1.362
m_uart_rx/n37_s
1.367
1.761
m_uart_rx/rx_cnt_2_s0
1.761
=====
HOLD
0.733
1.762
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_6_s0
1.029
1.362
m_uart_rx/n33_s
1.368
1.762
m_uart_rx/rx_cnt_6_s0
1.762
=====
HOLD
0.821
1.865
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_0_s0
1.865
=====
HOLD
0.821
1.865
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_1_s0
1.865
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_1_s0
1.029
1.362
n274_s
1.365
1.882
sum_1_s0
1.882
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_3_s0
1.029
1.362
n272_s
1.365
1.882
sum_3_s0
1.882
=====
HOLD
0.853
1.882
1.029
clk_27mhz_ibuf
0.000
0.844
sum_7_s0
1.029
1.362
n268_s
1.365
1.882
sum_7_s0
1.882
=====
HOLD
0.855
1.884
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_tx/tx_cnt_1_s0
1.029
1.362
m_uart_tx/n25_s
1.367
1.884
m_uart_tx/tx_cnt_1_s0
1.884
=====
HOLD
0.855
1.884
1.029
clk_27mhz_ibuf
0.000
0.844
m_uart_rx/rx_cnt_1_s0
1.029
1.362
m_uart_rx/n38_s
1.367
1.884
m_uart_rx/rx_cnt_1_s0
1.884
=====
HOLD
0.872
1.916
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_7_s0
1.916
=====
HOLD
0.872
1.916
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_6_s0
1.916
=====
HOLD
0.872
1.916
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
sum_7_s0
1.916
=====
HOLD
0.891
1.935
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_5_s0
1.935
=====
HOLD
0.891
1.935
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_6_s0
1.935
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_2_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_3_s0
1.943
=====
HOLD
0.899
1.943
1.044
clk_27mhz_ibuf
0.000
0.844
start_s0
1.029
1.362
max_4_s0
1.943
