
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v' to AST representation.
Generating RTLIL representation for module `\reduction_unit'.
Generating RTLIL representation for module `\processing_element'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: processing_element  
root of   1 design levels: reduction_unit      
Automatically selected reduction_unit as design top module.

2.2. Analyzing design hierarchy..
Top module:  \reduction_unit
Used module:     \processing_element
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Generating RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 20
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Generating RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Parameter 1 (\IN_DWIDTH) = 16
Parameter 2 (\OUT_DWIDTH) = 20
Found cached RTLIL representation for module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.

2.5. Analyzing design hierarchy..
Top module:  \reduction_unit
Used module:     $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element
Used module:     $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element

2.6. Analyzing design hierarchy..
Top module:  \reduction_unit
Used module:     $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element
Used module:     $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element
Removing unused module `\processing_element'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1 in module reduction_unit.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 128 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
     1/128: $0\compute0_out_stage1_reg[19:0]
     2/128: $0\compute1_out_stage2_reg[19:0]
     3/128: $0\compute0_out_stage2_reg[19:0]
     4/128: $0\compute3_out_stage3_reg[19:0]
     5/128: $0\compute2_out_stage3_reg[19:0]
     6/128: $0\compute1_out_stage3_reg[19:0]
     7/128: $0\compute0_out_stage3_reg[19:0]
     8/128: $0\compute7_out_stage4_reg[19:0]
     9/128: $0\compute6_out_stage4_reg[19:0]
    10/128: $0\compute5_out_stage4_reg[19:0]
    11/128: $0\compute4_out_stage4_reg[19:0]
    12/128: $0\compute3_out_stage4_reg[19:0]
    13/128: $0\compute2_out_stage4_reg[19:0]
    14/128: $0\compute1_out_stage4_reg[19:0]
    15/128: $0\compute0_out_stage4_reg[19:0]
    16/128: $0\compute15_out_stage5_reg[19:0]
    17/128: $0\compute14_out_stage5_reg[19:0]
    18/128: $0\compute13_out_stage5_reg[19:0]
    19/128: $0\compute12_out_stage5_reg[19:0]
    20/128: $0\compute11_out_stage5_reg[19:0]
    21/128: $0\compute10_out_stage5_reg[19:0]
    22/128: $0\compute9_out_stage5_reg[19:0]
    23/128: $0\compute8_out_stage5_reg[19:0]
    24/128: $0\compute7_out_stage5_reg[19:0]
    25/128: $0\compute6_out_stage5_reg[19:0]
    26/128: $0\compute5_out_stage5_reg[19:0]
    27/128: $0\compute4_out_stage5_reg[19:0]
    28/128: $0\compute3_out_stage5_reg[19:0]
    29/128: $0\compute2_out_stage5_reg[19:0]
    30/128: $0\compute1_out_stage5_reg[19:0]
    31/128: $0\compute0_out_stage5_reg[19:0]
    32/128: $0\compute31_out_stage6_reg[19:0]
    33/128: $0\compute30_out_stage6_reg[19:0]
    34/128: $0\compute29_out_stage6_reg[19:0]
    35/128: $0\compute28_out_stage6_reg[19:0]
    36/128: $0\compute27_out_stage6_reg[19:0]
    37/128: $0\compute26_out_stage6_reg[19:0]
    38/128: $0\compute25_out_stage6_reg[19:0]
    39/128: $0\compute24_out_stage6_reg[19:0]
    40/128: $0\compute23_out_stage6_reg[19:0]
    41/128: $0\compute22_out_stage6_reg[19:0]
    42/128: $0\compute21_out_stage6_reg[19:0]
    43/128: $0\compute20_out_stage6_reg[19:0]
    44/128: $0\compute19_out_stage6_reg[19:0]
    45/128: $0\compute18_out_stage6_reg[19:0]
    46/128: $0\compute17_out_stage6_reg[19:0]
    47/128: $0\compute16_out_stage6_reg[19:0]
    48/128: $0\compute15_out_stage6_reg[19:0]
    49/128: $0\compute14_out_stage6_reg[19:0]
    50/128: $0\compute13_out_stage6_reg[19:0]
    51/128: $0\compute12_out_stage6_reg[19:0]
    52/128: $0\compute11_out_stage6_reg[19:0]
    53/128: $0\compute10_out_stage6_reg[19:0]
    54/128: $0\compute9_out_stage6_reg[19:0]
    55/128: $0\compute8_out_stage6_reg[19:0]
    56/128: $0\compute7_out_stage6_reg[19:0]
    57/128: $0\compute6_out_stage6_reg[19:0]
    58/128: $0\compute5_out_stage6_reg[19:0]
    59/128: $0\compute4_out_stage6_reg[19:0]
    60/128: $0\compute3_out_stage6_reg[19:0]
    61/128: $0\compute2_out_stage6_reg[19:0]
    62/128: $0\compute1_out_stage6_reg[19:0]
    63/128: $0\compute0_out_stage6_reg[19:0]
    64/128: $0\compute63_out_stage7_reg[19:0]
    65/128: $0\compute62_out_stage7_reg[19:0]
    66/128: $0\compute61_out_stage7_reg[19:0]
    67/128: $0\compute60_out_stage7_reg[19:0]
    68/128: $0\compute59_out_stage7_reg[19:0]
    69/128: $0\compute58_out_stage7_reg[19:0]
    70/128: $0\compute57_out_stage7_reg[19:0]
    71/128: $0\compute56_out_stage7_reg[19:0]
    72/128: $0\compute55_out_stage7_reg[19:0]
    73/128: $0\compute54_out_stage7_reg[19:0]
    74/128: $0\compute53_out_stage7_reg[19:0]
    75/128: $0\compute52_out_stage7_reg[19:0]
    76/128: $0\compute51_out_stage7_reg[19:0]
    77/128: $0\compute50_out_stage7_reg[19:0]
    78/128: $0\compute49_out_stage7_reg[19:0]
    79/128: $0\compute48_out_stage7_reg[19:0]
    80/128: $0\compute47_out_stage7_reg[19:0]
    81/128: $0\compute46_out_stage7_reg[19:0]
    82/128: $0\compute45_out_stage7_reg[19:0]
    83/128: $0\compute44_out_stage7_reg[19:0]
    84/128: $0\compute43_out_stage7_reg[19:0]
    85/128: $0\compute42_out_stage7_reg[19:0]
    86/128: $0\compute41_out_stage7_reg[19:0]
    87/128: $0\compute40_out_stage7_reg[19:0]
    88/128: $0\compute39_out_stage7_reg[19:0]
    89/128: $0\compute38_out_stage7_reg[19:0]
    90/128: $0\compute37_out_stage7_reg[19:0]
    91/128: $0\compute36_out_stage7_reg[19:0]
    92/128: $0\compute35_out_stage7_reg[19:0]
    93/128: $0\compute34_out_stage7_reg[19:0]
    94/128: $0\compute33_out_stage7_reg[19:0]
    95/128: $0\compute32_out_stage7_reg[19:0]
    96/128: $0\compute31_out_stage7_reg[19:0]
    97/128: $0\compute30_out_stage7_reg[19:0]
    98/128: $0\compute29_out_stage7_reg[19:0]
    99/128: $0\compute28_out_stage7_reg[19:0]
   100/128: $0\compute27_out_stage7_reg[19:0]
   101/128: $0\compute26_out_stage7_reg[19:0]
   102/128: $0\compute25_out_stage7_reg[19:0]
   103/128: $0\compute24_out_stage7_reg[19:0]
   104/128: $0\compute23_out_stage7_reg[19:0]
   105/128: $0\compute22_out_stage7_reg[19:0]
   106/128: $0\compute21_out_stage7_reg[19:0]
   107/128: $0\compute20_out_stage7_reg[19:0]
   108/128: $0\compute19_out_stage7_reg[19:0]
   109/128: $0\compute18_out_stage7_reg[19:0]
   110/128: $0\compute17_out_stage7_reg[19:0]
   111/128: $0\compute16_out_stage7_reg[19:0]
   112/128: $0\compute15_out_stage7_reg[19:0]
   113/128: $0\compute14_out_stage7_reg[19:0]
   114/128: $0\compute13_out_stage7_reg[19:0]
   115/128: $0\compute12_out_stage7_reg[19:0]
   116/128: $0\compute11_out_stage7_reg[19:0]
   117/128: $0\compute10_out_stage7_reg[19:0]
   118/128: $0\compute9_out_stage7_reg[19:0]
   119/128: $0\compute8_out_stage7_reg[19:0]
   120/128: $0\compute7_out_stage7_reg[19:0]
   121/128: $0\compute6_out_stage7_reg[19:0]
   122/128: $0\compute5_out_stage7_reg[19:0]
   123/128: $0\compute4_out_stage7_reg[19:0]
   124/128: $0\compute3_out_stage7_reg[19:0]
   125/128: $0\compute2_out_stage7_reg[19:0]
   126/128: $0\compute1_out_stage7_reg[19:0]
   127/128: $0\compute0_out_stage7_reg[19:0]
   128/128: $0\outp[19:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\reduction_unit.\outp' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\reduction_unit.\compute2_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\reduction_unit.\compute3_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\reduction_unit.\compute4_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\reduction_unit.\compute5_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\reduction_unit.\compute6_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\reduction_unit.\compute7_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\reduction_unit.\compute8_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\reduction_unit.\compute9_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\reduction_unit.\compute10_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `\reduction_unit.\compute11_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\reduction_unit.\compute12_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\reduction_unit.\compute13_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `\reduction_unit.\compute14_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `\reduction_unit.\compute15_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `\reduction_unit.\compute16_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$430' with positive edge clock.
Creating register for signal `\reduction_unit.\compute17_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$431' with positive edge clock.
Creating register for signal `\reduction_unit.\compute18_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$432' with positive edge clock.
Creating register for signal `\reduction_unit.\compute19_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `\reduction_unit.\compute20_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `\reduction_unit.\compute21_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\reduction_unit.\compute22_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\reduction_unit.\compute23_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\reduction_unit.\compute24_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\reduction_unit.\compute25_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\reduction_unit.\compute26_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\reduction_unit.\compute27_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\reduction_unit.\compute28_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$442' with positive edge clock.
Creating register for signal `\reduction_unit.\compute29_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$443' with positive edge clock.
Creating register for signal `\reduction_unit.\compute30_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$444' with positive edge clock.
Creating register for signal `\reduction_unit.\compute31_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `\reduction_unit.\compute32_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\reduction_unit.\compute33_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\reduction_unit.\compute34_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\reduction_unit.\compute35_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\reduction_unit.\compute36_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\reduction_unit.\compute37_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\reduction_unit.\compute38_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\reduction_unit.\compute39_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\reduction_unit.\compute40_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\reduction_unit.\compute41_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\reduction_unit.\compute42_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\reduction_unit.\compute43_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\reduction_unit.\compute44_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\reduction_unit.\compute45_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\reduction_unit.\compute46_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\reduction_unit.\compute47_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\reduction_unit.\compute48_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\reduction_unit.\compute49_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\reduction_unit.\compute50_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\reduction_unit.\compute51_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\reduction_unit.\compute52_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\reduction_unit.\compute53_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\reduction_unit.\compute54_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\reduction_unit.\compute55_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\reduction_unit.\compute56_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\reduction_unit.\compute57_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\reduction_unit.\compute58_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\reduction_unit.\compute59_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\reduction_unit.\compute60_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\reduction_unit.\compute61_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\reduction_unit.\compute62_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\reduction_unit.\compute63_out_stage7_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\reduction_unit.\compute2_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\reduction_unit.\compute3_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\reduction_unit.\compute4_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\reduction_unit.\compute5_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\reduction_unit.\compute6_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\reduction_unit.\compute7_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\reduction_unit.\compute8_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\reduction_unit.\compute9_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\reduction_unit.\compute10_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\reduction_unit.\compute11_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\reduction_unit.\compute12_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\reduction_unit.\compute13_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\reduction_unit.\compute14_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\reduction_unit.\compute15_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\reduction_unit.\compute16_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\reduction_unit.\compute17_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\reduction_unit.\compute18_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\reduction_unit.\compute19_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\reduction_unit.\compute20_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\reduction_unit.\compute21_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\reduction_unit.\compute22_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\reduction_unit.\compute23_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\reduction_unit.\compute24_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\reduction_unit.\compute25_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\reduction_unit.\compute26_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\reduction_unit.\compute27_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\reduction_unit.\compute28_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\reduction_unit.\compute29_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$507' with positive edge clock.
Creating register for signal `\reduction_unit.\compute30_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\reduction_unit.\compute31_out_stage6_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$509' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$510' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$511' with positive edge clock.
Creating register for signal `\reduction_unit.\compute2_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$512' with positive edge clock.
Creating register for signal `\reduction_unit.\compute3_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$513' with positive edge clock.
Creating register for signal `\reduction_unit.\compute4_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$514' with positive edge clock.
Creating register for signal `\reduction_unit.\compute5_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$515' with positive edge clock.
Creating register for signal `\reduction_unit.\compute6_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$516' with positive edge clock.
Creating register for signal `\reduction_unit.\compute7_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$517' with positive edge clock.
Creating register for signal `\reduction_unit.\compute8_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$518' with positive edge clock.
Creating register for signal `\reduction_unit.\compute9_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$519' with positive edge clock.
Creating register for signal `\reduction_unit.\compute10_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$520' with positive edge clock.
Creating register for signal `\reduction_unit.\compute11_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `\reduction_unit.\compute12_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `\reduction_unit.\compute13_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `\reduction_unit.\compute14_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$524' with positive edge clock.
Creating register for signal `\reduction_unit.\compute15_out_stage5_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\reduction_unit.\compute2_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\reduction_unit.\compute3_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\reduction_unit.\compute4_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\reduction_unit.\compute5_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\reduction_unit.\compute6_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\reduction_unit.\compute7_out_stage4_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage3_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage3_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\reduction_unit.\compute2_out_stage3_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\reduction_unit.\compute3_out_stage3_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage2_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\reduction_unit.\compute1_out_stage2_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\reduction_unit.\compute0_out_stage1_reg' using process `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
  created $dff cell `$procdff$540' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
Removing empty process `reduction_unit.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v:541$1'.
Cleaned up 1 empty switch.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
<suppressed ~1 debug messages>
Optimizing module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
<suppressed ~1 debug messages>
Optimizing module reduction_unit.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
Optimizing module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
Optimizing module reduction_unit.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Finding identical cells in module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Finding identical cells in module `\reduction_unit'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reduction_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~130 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
  Optimizing cells in module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
  Optimizing cells in module \reduction_unit.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Finding identical cells in module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Finding identical cells in module `\reduction_unit'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$413 ($dff) from module reduction_unit (D = \compute0_out_stage0, Q = \outp, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$414 ($dff) from module reduction_unit (D = \compute0_out_stage7, Q = \compute0_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$415 ($dff) from module reduction_unit (D = \compute1_out_stage7, Q = \compute1_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$416 ($dff) from module reduction_unit (D = \compute2_out_stage7, Q = \compute2_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$417 ($dff) from module reduction_unit (D = \compute3_out_stage7, Q = \compute3_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$418 ($dff) from module reduction_unit (D = \compute4_out_stage7, Q = \compute4_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$419 ($dff) from module reduction_unit (D = \compute5_out_stage7, Q = \compute5_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$420 ($dff) from module reduction_unit (D = \compute6_out_stage7, Q = \compute6_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$421 ($dff) from module reduction_unit (D = \compute7_out_stage7, Q = \compute7_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$422 ($dff) from module reduction_unit (D = \compute8_out_stage7, Q = \compute8_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$423 ($dff) from module reduction_unit (D = \compute9_out_stage7, Q = \compute9_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$424 ($dff) from module reduction_unit (D = \compute10_out_stage7, Q = \compute10_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$425 ($dff) from module reduction_unit (D = \compute11_out_stage7, Q = \compute11_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$426 ($dff) from module reduction_unit (D = \compute12_out_stage7, Q = \compute12_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$427 ($dff) from module reduction_unit (D = \compute13_out_stage7, Q = \compute13_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$428 ($dff) from module reduction_unit (D = \compute14_out_stage7, Q = \compute14_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$429 ($dff) from module reduction_unit (D = \compute15_out_stage7, Q = \compute15_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$430 ($dff) from module reduction_unit (D = \compute16_out_stage7, Q = \compute16_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$431 ($dff) from module reduction_unit (D = \compute17_out_stage7, Q = \compute17_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$432 ($dff) from module reduction_unit (D = \compute18_out_stage7, Q = \compute18_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$433 ($dff) from module reduction_unit (D = \compute19_out_stage7, Q = \compute19_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$434 ($dff) from module reduction_unit (D = \compute20_out_stage7, Q = \compute20_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$435 ($dff) from module reduction_unit (D = \compute21_out_stage7, Q = \compute21_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$436 ($dff) from module reduction_unit (D = \compute22_out_stage7, Q = \compute22_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$437 ($dff) from module reduction_unit (D = \compute23_out_stage7, Q = \compute23_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$438 ($dff) from module reduction_unit (D = \compute24_out_stage7, Q = \compute24_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$439 ($dff) from module reduction_unit (D = \compute25_out_stage7, Q = \compute25_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$440 ($dff) from module reduction_unit (D = \compute26_out_stage7, Q = \compute26_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$441 ($dff) from module reduction_unit (D = \compute27_out_stage7, Q = \compute27_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$442 ($dff) from module reduction_unit (D = \compute28_out_stage7, Q = \compute28_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$443 ($dff) from module reduction_unit (D = \compute29_out_stage7, Q = \compute29_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$444 ($dff) from module reduction_unit (D = \compute30_out_stage7, Q = \compute30_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$445 ($dff) from module reduction_unit (D = \compute31_out_stage7, Q = \compute31_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$446 ($dff) from module reduction_unit (D = \compute32_out_stage7, Q = \compute32_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$447 ($dff) from module reduction_unit (D = \compute33_out_stage7, Q = \compute33_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$448 ($dff) from module reduction_unit (D = \compute34_out_stage7, Q = \compute34_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$449 ($dff) from module reduction_unit (D = \compute35_out_stage7, Q = \compute35_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$450 ($dff) from module reduction_unit (D = \compute36_out_stage7, Q = \compute36_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$451 ($dff) from module reduction_unit (D = \compute37_out_stage7, Q = \compute37_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$452 ($dff) from module reduction_unit (D = \compute38_out_stage7, Q = \compute38_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$453 ($dff) from module reduction_unit (D = \compute39_out_stage7, Q = \compute39_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$454 ($dff) from module reduction_unit (D = \compute40_out_stage7, Q = \compute40_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$455 ($dff) from module reduction_unit (D = \compute41_out_stage7, Q = \compute41_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$456 ($dff) from module reduction_unit (D = \compute42_out_stage7, Q = \compute42_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$457 ($dff) from module reduction_unit (D = \compute43_out_stage7, Q = \compute43_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$458 ($dff) from module reduction_unit (D = \compute44_out_stage7, Q = \compute44_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$459 ($dff) from module reduction_unit (D = \compute45_out_stage7, Q = \compute45_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$460 ($dff) from module reduction_unit (D = \compute46_out_stage7, Q = \compute46_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$461 ($dff) from module reduction_unit (D = \compute47_out_stage7, Q = \compute47_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$462 ($dff) from module reduction_unit (D = \compute48_out_stage7, Q = \compute48_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$463 ($dff) from module reduction_unit (D = \compute49_out_stage7, Q = \compute49_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$464 ($dff) from module reduction_unit (D = \compute50_out_stage7, Q = \compute50_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$465 ($dff) from module reduction_unit (D = \compute51_out_stage7, Q = \compute51_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$466 ($dff) from module reduction_unit (D = \compute52_out_stage7, Q = \compute52_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$467 ($dff) from module reduction_unit (D = \compute53_out_stage7, Q = \compute53_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$468 ($dff) from module reduction_unit (D = \compute54_out_stage7, Q = \compute54_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$469 ($dff) from module reduction_unit (D = \compute55_out_stage7, Q = \compute55_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$470 ($dff) from module reduction_unit (D = \compute56_out_stage7, Q = \compute56_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$471 ($dff) from module reduction_unit (D = \compute57_out_stage7, Q = \compute57_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$472 ($dff) from module reduction_unit (D = \compute58_out_stage7, Q = \compute58_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$473 ($dff) from module reduction_unit (D = \compute59_out_stage7, Q = \compute59_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$474 ($dff) from module reduction_unit (D = \compute60_out_stage7, Q = \compute60_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$475 ($dff) from module reduction_unit (D = \compute61_out_stage7, Q = \compute61_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$476 ($dff) from module reduction_unit (D = \compute62_out_stage7, Q = \compute62_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$477 ($dff) from module reduction_unit (D = \compute63_out_stage7, Q = \compute63_out_stage7_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$478 ($dff) from module reduction_unit (D = \compute0_out_stage6, Q = \compute0_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$479 ($dff) from module reduction_unit (D = \compute1_out_stage6, Q = \compute1_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$480 ($dff) from module reduction_unit (D = \compute2_out_stage6, Q = \compute2_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$481 ($dff) from module reduction_unit (D = \compute3_out_stage6, Q = \compute3_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$482 ($dff) from module reduction_unit (D = \compute4_out_stage6, Q = \compute4_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$483 ($dff) from module reduction_unit (D = \compute5_out_stage6, Q = \compute5_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$484 ($dff) from module reduction_unit (D = \compute6_out_stage6, Q = \compute6_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$485 ($dff) from module reduction_unit (D = \compute7_out_stage6, Q = \compute7_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$486 ($dff) from module reduction_unit (D = \compute8_out_stage6, Q = \compute8_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$487 ($dff) from module reduction_unit (D = \compute9_out_stage6, Q = \compute9_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$488 ($dff) from module reduction_unit (D = \compute10_out_stage6, Q = \compute10_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$489 ($dff) from module reduction_unit (D = \compute11_out_stage6, Q = \compute11_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$490 ($dff) from module reduction_unit (D = \compute12_out_stage6, Q = \compute12_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$491 ($dff) from module reduction_unit (D = \compute13_out_stage6, Q = \compute13_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$492 ($dff) from module reduction_unit (D = \compute14_out_stage6, Q = \compute14_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$493 ($dff) from module reduction_unit (D = \compute15_out_stage6, Q = \compute15_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$494 ($dff) from module reduction_unit (D = \compute16_out_stage6, Q = \compute16_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$495 ($dff) from module reduction_unit (D = \compute17_out_stage6, Q = \compute17_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$496 ($dff) from module reduction_unit (D = \compute18_out_stage6, Q = \compute18_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$497 ($dff) from module reduction_unit (D = \compute19_out_stage6, Q = \compute19_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$498 ($dff) from module reduction_unit (D = \compute20_out_stage6, Q = \compute20_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$499 ($dff) from module reduction_unit (D = \compute21_out_stage6, Q = \compute21_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$500 ($dff) from module reduction_unit (D = \compute22_out_stage6, Q = \compute22_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$501 ($dff) from module reduction_unit (D = \compute23_out_stage6, Q = \compute23_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$502 ($dff) from module reduction_unit (D = \compute24_out_stage6, Q = \compute24_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$503 ($dff) from module reduction_unit (D = \compute25_out_stage6, Q = \compute25_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$504 ($dff) from module reduction_unit (D = \compute26_out_stage6, Q = \compute26_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$505 ($dff) from module reduction_unit (D = \compute27_out_stage6, Q = \compute27_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$506 ($dff) from module reduction_unit (D = \compute28_out_stage6, Q = \compute28_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$507 ($dff) from module reduction_unit (D = \compute29_out_stage6, Q = \compute29_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$508 ($dff) from module reduction_unit (D = \compute30_out_stage6, Q = \compute30_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$509 ($dff) from module reduction_unit (D = \compute31_out_stage6, Q = \compute31_out_stage6_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$510 ($dff) from module reduction_unit (D = \compute0_out_stage5, Q = \compute0_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$511 ($dff) from module reduction_unit (D = \compute1_out_stage5, Q = \compute1_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$512 ($dff) from module reduction_unit (D = \compute2_out_stage5, Q = \compute2_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$513 ($dff) from module reduction_unit (D = \compute3_out_stage5, Q = \compute3_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$514 ($dff) from module reduction_unit (D = \compute4_out_stage5, Q = \compute4_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$515 ($dff) from module reduction_unit (D = \compute5_out_stage5, Q = \compute5_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$516 ($dff) from module reduction_unit (D = \compute6_out_stage5, Q = \compute6_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$517 ($dff) from module reduction_unit (D = \compute7_out_stage5, Q = \compute7_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$518 ($dff) from module reduction_unit (D = \compute8_out_stage5, Q = \compute8_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$519 ($dff) from module reduction_unit (D = \compute9_out_stage5, Q = \compute9_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$520 ($dff) from module reduction_unit (D = \compute10_out_stage5, Q = \compute10_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$521 ($dff) from module reduction_unit (D = \compute11_out_stage5, Q = \compute11_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$522 ($dff) from module reduction_unit (D = \compute12_out_stage5, Q = \compute12_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$523 ($dff) from module reduction_unit (D = \compute13_out_stage5, Q = \compute13_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$524 ($dff) from module reduction_unit (D = \compute14_out_stage5, Q = \compute14_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$525 ($dff) from module reduction_unit (D = \compute15_out_stage5, Q = \compute15_out_stage5_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$526 ($dff) from module reduction_unit (D = \compute0_out_stage4, Q = \compute0_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$527 ($dff) from module reduction_unit (D = \compute1_out_stage4, Q = \compute1_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$528 ($dff) from module reduction_unit (D = \compute2_out_stage4, Q = \compute2_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$529 ($dff) from module reduction_unit (D = \compute3_out_stage4, Q = \compute3_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$530 ($dff) from module reduction_unit (D = \compute4_out_stage4, Q = \compute4_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$531 ($dff) from module reduction_unit (D = \compute5_out_stage4, Q = \compute5_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$532 ($dff) from module reduction_unit (D = \compute6_out_stage4, Q = \compute6_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$533 ($dff) from module reduction_unit (D = \compute7_out_stage4, Q = \compute7_out_stage4_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$534 ($dff) from module reduction_unit (D = \compute0_out_stage3, Q = \compute0_out_stage3_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$535 ($dff) from module reduction_unit (D = \compute1_out_stage3, Q = \compute1_out_stage3_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$536 ($dff) from module reduction_unit (D = \compute2_out_stage3, Q = \compute2_out_stage3_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$537 ($dff) from module reduction_unit (D = \compute3_out_stage3, Q = \compute3_out_stage3_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$538 ($dff) from module reduction_unit (D = \compute0_out_stage2, Q = \compute0_out_stage2_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$539 ($dff) from module reduction_unit (D = \compute1_out_stage2, Q = \compute1_out_stage2_reg, rval = 20'00000000000000000000).
Adding SRST signal on $procdff$540 ($dff) from module reduction_unit (D = \compute0_out_stage1, Q = \compute0_out_stage1_reg, rval = 20'00000000000000000000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element..
Finding unused cells or wires in module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element..
Finding unused cells or wires in module \reduction_unit..
Removed 128 unused cells and 392 unused wires.
<suppressed ~131 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
Optimizing module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
Optimizing module reduction_unit.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \reduction_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
  Optimizing cells in module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
  Optimizing cells in module \reduction_unit.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element'.
Finding identical cells in module `$paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element'.
Finding identical cells in module `\reduction_unit'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element..
Finding unused cells or wires in module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element..
Finding unused cells or wires in module \reduction_unit..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element.
Optimizing module $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element.
Optimizing module reduction_unit.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element ===

   Number of wires:                 12
   Number of wire bits:            146
   Number of public wires:           7
   Number of public wire bits:     122
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           20
     $eq                             2
     $gt                            20
     $logic_not                      2
     $lt                            20
     $mux                           80

=== $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:           7
   Number of public wire bits:     114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           20
     $eq                             2
     $gt                            16
     $logic_not                      2
     $lt                            16
     $mux                           72

=== reduction_unit ===

   Number of wires:                387
   Number of wire bits:           7172
   Number of public wires:         387
   Number of public wire bits:    7172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                256
     $sdff                        2560

=== design hierarchy ===

   reduction_unit                    1
     $paramod$3ba363c57e18702ead9096ac82e02dd89f68084a\processing_element      0
     $paramod$ab59b465056463fc04d10aed504d582ed3f913f6\processing_element      0

   Number of wires:                387
   Number of wire bits:           7172
   Number of public wires:         387
   Number of public wire bits:    7172
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                256
     $sdff                        2560

End of script. Logfile hash: a911f43d98, CPU: user 0.33s system 0.01s, MEM: 22.87 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 2x read_verilog (0 sec), 19% 2x opt_clean (0 sec), ...
