Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec 13 23:43:55 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file sound_top_control_sets_placed.rpt
| Design       : sound_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           12 |
| No           | No                    | Yes                    |              36 |           11 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------+-----------------------+------------------+----------------+
|   Clock Signal  |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------+----------------------------------+-----------------------+------------------+----------------+
|  mclk_IBUF_BUFG |                                  | aud_pwm_mod_MAP/gtOp  |                1 |              1 |
| ~clk_BUFG       |                                  |                       |                2 |              2 |
|  mclk_IBUF_BUFG |                                  | aud_pwm_mod_MAP/clear |                4 |             13 |
| ~clk_BUFG       |                                  | btn_IBUF[0]           |                4 |             15 |
| ~clk_BUFG       | music_counter_MAP/cnt[0]_i_1_n_0 | btn_IBUF[0]           |                5 |             18 |
|  mclk_IBUF_BUFG |                                  | btn_IBUF[0]           |                7 |             21 |
|  mclk_IBUF_BUFG |                                  |                       |               10 |             22 |
+-----------------+----------------------------------+-----------------------+------------------+----------------+


