// Seed: 1837922612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output supply0 id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd20,
    parameter id_6 = 32'd80,
    parameter id_7 = 32'd98
) (
    output wand id_0,
    output wor id_1,
    output uwire id_2,
    input supply1 _id_3,
    input wor id_4,
    input tri id_5,
    output supply1 _id_6,
    output wor _id_7
);
  logic [id_7 : id_3  ==  id_6] id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_1 = id_4;
endmodule
