For/IN many/JJ types/NNS of/IN integrated/VBN circuits/NNS ,/, accepting/VBG larger/JJR failure/NN rates/NNS in/IN computations/NNS can/MD be/VB used/VBN to/TO improve/VB energy/NN efficiency/NN ./.
We/PRP study/VBP the/DT performance/NN of/IN faulty/JJ implementations/NNS of/IN certain/JJ deep/JJ neural/JJ networks/NNS based/VBN on/IN pessimistic/JJ and/CC optimistic/JJ models/NNS of/IN the/DT effect/NN of/IN hardware/NN faults/NNS ./.
After/IN identifying/VBG the/DT impact/NN of/IN hyperparameters/NNS such/JJ as/IN the/DT number/NN of/IN layers/NNS on/IN robustness/NN ,/, we/PRP study/VBP the/DT ability/NN of/IN the/DT network/NN to/TO compensate/VB for/IN computational/JJ failures/NNS through/IN an/DT increase/NN of/IN the/DT network/NN size/NN ./.
We/PRP show/VBP that/IN some/DT networks/NNS can/MD achieve/VB equivalent/JJ performance/NN under/IN faulty/JJ implementations/NNS ,/, and/CC quantify/VB the/DT required/VBN increase/NN in/IN computational/JJ complexity/NN ./.
