{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -y 900 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -y 500 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -y 270 -defaultsOSRD -resize 580 270
preplace inst MemorEDF_0 -pg 1 -lvl 2 -y 280 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 380 -defaultsOSRD
preplace inst porttoportmapping_v1_0_0 -pg 1 -lvl 3 -y 580 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y -40 -defaultsOSRD
preplace netloc MemorEDF_0_m00_axi 1 2 2 1240 -90 N
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 30 100 860 130 1230 130 1560
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 3 840 -70 NJ -70 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 1 1 870
preplace netloc MemorEDF_0_Q_1_kill_the_core 1 2 2 N 280 1580
preplace netloc porttoportmapping_v1_0_0_m00_axi 1 3 1 1540
preplace netloc MemorEDF_0_Q_0_kill_the_core 1 2 2 N 260 1590
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 3 880 490 1220 490 1570
preplace netloc smartconnect_0_M00_AXI 1 0 5 10 70 NJ 70 NJ 70 1540J 70 2000
preplace netloc MemorEDF_0_Q_3_kill_the_core 1 2 2 N 320 1540
preplace netloc xlconcat_0_dout 1 0 5 20J 90 NJ 90 NJ 90 N 90 1990
preplace netloc MemorEDF_0_Q_2_kill_the_core 1 2 2 N 300 1550
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 40 110 830
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 3 850 -50 NJ -50 NJ
levelinfo -pg 1 -10 500 1050 1400 1780 2020 -top -620 -bot 1420
",
}
{
   da_clkrst_cnt: "28",
   da_zynq_ultra_ps_e_cnt: "1",
}
