// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLB_1(
  input         clock,
                reset,
                io_req_valid,	// src/main/scala/rocket/TLB.scala:309:14
  input  [39:0] io_req_bits_vaddr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_req_bits_prv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_req_bits_v,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_resp_miss,	// src/main/scala/rocket/TLB.scala:309:14
  output [31:0] io_resp_paddr,	// src/main/scala/rocket/TLB.scala:309:14
  output [39:0] io_resp_gpa,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_resp_pf_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_pf_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ae_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ae_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ma_ld,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_cacheable,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_sfence_valid,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_rs1,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_rs2,	// src/main/scala/rocket/TLB.scala:309:14
  input  [38:0] io_sfence_bits_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_sfence_bits_asid,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_hv,	// src/main/scala/rocket/TLB.scala:309:14
                io_sfence_bits_hg,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_ready,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_ptw_req_valid,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_bits_valid,	// src/main/scala/rocket/TLB.scala:309:14
  output [26:0] io_ptw_req_bits_bits_addr,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_valid,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_ae_ptw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_ae_final,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pf,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_gf,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_hx,	// src/main/scala/rocket/TLB.scala:309:14
  input  [9:0]  io_ptw_resp_bits_pte_reserved_for_future,	// src/main/scala/rocket/TLB.scala:309:14
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_resp_bits_pte_reserved_for_software,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_pte_d,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_a,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_g,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_u,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_r,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_pte_v,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_resp_bits_level,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_homogeneous,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_resp_bits_gpa_valid,	// src/main/scala/rocket/TLB.scala:309:14
  input  [38:0] io_ptw_resp_bits_gpa_bits,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_resp_bits_gpa_is_pte,	// src/main/scala/rocket/TLB.scala:309:14
  input  [3:0]  io_ptw_ptbr_mode,	// src/main/scala/rocket/TLB.scala:309:14
  input  [43:0] io_ptw_ptbr_ppn,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_debug,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_cease,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_wfi,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_status_isa,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_status_dprv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_dv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_status_prv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_v,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_sd,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mpv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_gva,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_tsr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_tw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_tvm,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mxr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_sum,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mprv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_status_fs,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mpp,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_spp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mpie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_spie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_mie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_status_sie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_hstatus_spvp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_hstatus_spv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_hstatus_gva,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_debug,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_cease,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_wfi,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_gstatus_isa,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_dprv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_dv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_prv,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_v,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sd,	// src/main/scala/rocket/TLB.scala:309:14
  input  [22:0] io_ptw_gstatus_zero2,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_mpv,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_gva,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mbe,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sbe,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_sxl,	// src/main/scala/rocket/TLB.scala:309:14
  input  [7:0]  io_ptw_gstatus_zero1,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_tsr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_tw,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_tvm,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mxr,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sum,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mprv,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_gstatus_fs,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mpp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_vs,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_gstatus_spp,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mpie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_ube,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_spie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_upie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_mie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_hie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_sie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_gstatus_uie,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_0_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_0_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_0_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_0_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_1_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_1_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_1_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_1_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_1_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_1_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_2_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_2_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_2_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_2_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_2_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_2_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_3_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_3_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_3_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_3_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_3_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_3_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_4_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_4_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_4_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_4_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_4_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_4_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_5_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_5_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_5_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_5_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_5_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_5_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_6_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_6_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_6_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_6_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_6_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_6_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_7_cfg_l,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_7_cfg_x,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_7_cfg_w,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_7_cfg_r,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_7_addr,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_7_mask,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_0_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_0_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_0_value,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_1_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_1_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_2_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_2_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_customCSRs_csrs_3_ren,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_customCSRs_csrs_3_wen,	// src/main/scala/rocket/TLB.scala:309:14
  input  [63:0] io_ptw_customCSRs_csrs_3_wdata,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_kill	// src/main/scala/rocket/TLB.scala:309:14
);

  wire [19:0]      _entries_barrier_5_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _entries_barrier_4_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _entries_barrier_3_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _entries_barrier_2_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _entries_barrier_1_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _entries_barrier_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _entries_barrier_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire [19:0]      _mpu_ppn_barrier_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             io_req_valid_0 = io_req_valid;
  wire [39:0]      io_req_bits_vaddr_0 = io_req_bits_vaddr;
  wire [1:0]       io_req_bits_prv_0 = io_req_bits_prv;
  wire             io_req_bits_v_0 = io_req_bits_v;
  wire             io_sfence_valid_0 = io_sfence_valid;
  wire             io_sfence_bits_rs1_0 = io_sfence_bits_rs1;
  wire             io_sfence_bits_rs2_0 = io_sfence_bits_rs2;
  wire [38:0]      io_sfence_bits_addr_0 = io_sfence_bits_addr;
  wire             io_sfence_bits_asid_0 = io_sfence_bits_asid;
  wire             io_sfence_bits_hv_0 = io_sfence_bits_hv;
  wire             io_sfence_bits_hg_0 = io_sfence_bits_hg;
  wire             io_ptw_req_ready_0 = io_ptw_req_ready;
  wire             io_ptw_resp_valid_0 = io_ptw_resp_valid;
  wire             io_ptw_resp_bits_ae_ptw_0 = io_ptw_resp_bits_ae_ptw;
  wire             io_ptw_resp_bits_ae_final_0 = io_ptw_resp_bits_ae_final;
  wire             io_ptw_resp_bits_pf_0 = io_ptw_resp_bits_pf;
  wire             io_ptw_resp_bits_gf_0 = io_ptw_resp_bits_gf;
  wire             io_ptw_resp_bits_hr_0 = io_ptw_resp_bits_hr;
  wire             io_ptw_resp_bits_hw_0 = io_ptw_resp_bits_hw;
  wire             io_ptw_resp_bits_hx_0 = io_ptw_resp_bits_hx;
  wire [9:0]       io_ptw_resp_bits_pte_reserved_for_future_0 =
    io_ptw_resp_bits_pte_reserved_for_future;
  wire [43:0]      io_ptw_resp_bits_pte_ppn_0 = io_ptw_resp_bits_pte_ppn;
  wire [1:0]       io_ptw_resp_bits_pte_reserved_for_software_0 =
    io_ptw_resp_bits_pte_reserved_for_software;
  wire             io_ptw_resp_bits_pte_d_0 = io_ptw_resp_bits_pte_d;
  wire             io_ptw_resp_bits_pte_a_0 = io_ptw_resp_bits_pte_a;
  wire             io_ptw_resp_bits_pte_g_0 = io_ptw_resp_bits_pte_g;
  wire             io_ptw_resp_bits_pte_u_0 = io_ptw_resp_bits_pte_u;
  wire             io_ptw_resp_bits_pte_x_0 = io_ptw_resp_bits_pte_x;
  wire             io_ptw_resp_bits_pte_w_0 = io_ptw_resp_bits_pte_w;
  wire             io_ptw_resp_bits_pte_r_0 = io_ptw_resp_bits_pte_r;
  wire             io_ptw_resp_bits_pte_v_0 = io_ptw_resp_bits_pte_v;
  wire [1:0]       io_ptw_resp_bits_level_0 = io_ptw_resp_bits_level;
  wire             io_ptw_resp_bits_homogeneous_0 = io_ptw_resp_bits_homogeneous;
  wire             io_ptw_resp_bits_gpa_valid_0 = io_ptw_resp_bits_gpa_valid;
  wire [38:0]      io_ptw_resp_bits_gpa_bits_0 = io_ptw_resp_bits_gpa_bits;
  wire             io_ptw_resp_bits_gpa_is_pte_0 = io_ptw_resp_bits_gpa_is_pte;
  wire [3:0]       io_ptw_ptbr_mode_0 = io_ptw_ptbr_mode;
  wire [43:0]      io_ptw_ptbr_ppn_0 = io_ptw_ptbr_ppn;
  wire             io_ptw_status_debug_0 = io_ptw_status_debug;
  wire             io_ptw_status_cease_0 = io_ptw_status_cease;
  wire             io_ptw_status_wfi_0 = io_ptw_status_wfi;
  wire [31:0]      io_ptw_status_isa_0 = io_ptw_status_isa;
  wire [1:0]       io_ptw_status_dprv_0 = io_ptw_status_dprv;
  wire             io_ptw_status_dv_0 = io_ptw_status_dv;
  wire [1:0]       io_ptw_status_prv_0 = io_ptw_status_prv;
  wire             io_ptw_status_v_0 = io_ptw_status_v;
  wire             io_ptw_status_sd_0 = io_ptw_status_sd;
  wire             io_ptw_status_mpv_0 = io_ptw_status_mpv;
  wire             io_ptw_status_gva_0 = io_ptw_status_gva;
  wire             io_ptw_status_tsr_0 = io_ptw_status_tsr;
  wire             io_ptw_status_tw_0 = io_ptw_status_tw;
  wire             io_ptw_status_tvm_0 = io_ptw_status_tvm;
  wire             io_ptw_status_mxr_0 = io_ptw_status_mxr;
  wire             io_ptw_status_sum_0 = io_ptw_status_sum;
  wire             io_ptw_status_mprv_0 = io_ptw_status_mprv;
  wire [1:0]       io_ptw_status_fs_0 = io_ptw_status_fs;
  wire [1:0]       io_ptw_status_mpp_0 = io_ptw_status_mpp;
  wire             io_ptw_status_spp_0 = io_ptw_status_spp;
  wire             io_ptw_status_mpie_0 = io_ptw_status_mpie;
  wire             io_ptw_status_spie_0 = io_ptw_status_spie;
  wire             io_ptw_status_mie_0 = io_ptw_status_mie;
  wire             io_ptw_status_sie_0 = io_ptw_status_sie;
  wire             io_ptw_hstatus_spvp_0 = io_ptw_hstatus_spvp;
  wire             io_ptw_hstatus_spv_0 = io_ptw_hstatus_spv;
  wire             io_ptw_hstatus_gva_0 = io_ptw_hstatus_gva;
  wire             io_ptw_gstatus_debug_0 = io_ptw_gstatus_debug;
  wire             io_ptw_gstatus_cease_0 = io_ptw_gstatus_cease;
  wire             io_ptw_gstatus_wfi_0 = io_ptw_gstatus_wfi;
  wire [31:0]      io_ptw_gstatus_isa_0 = io_ptw_gstatus_isa;
  wire [1:0]       io_ptw_gstatus_dprv_0 = io_ptw_gstatus_dprv;
  wire             io_ptw_gstatus_dv_0 = io_ptw_gstatus_dv;
  wire [1:0]       io_ptw_gstatus_prv_0 = io_ptw_gstatus_prv;
  wire             io_ptw_gstatus_v_0 = io_ptw_gstatus_v;
  wire             io_ptw_gstatus_sd_0 = io_ptw_gstatus_sd;
  wire [22:0]      io_ptw_gstatus_zero2_0 = io_ptw_gstatus_zero2;
  wire             io_ptw_gstatus_mpv_0 = io_ptw_gstatus_mpv;
  wire             io_ptw_gstatus_gva_0 = io_ptw_gstatus_gva;
  wire             io_ptw_gstatus_mbe_0 = io_ptw_gstatus_mbe;
  wire             io_ptw_gstatus_sbe_0 = io_ptw_gstatus_sbe;
  wire [1:0]       io_ptw_gstatus_sxl_0 = io_ptw_gstatus_sxl;
  wire [7:0]       io_ptw_gstatus_zero1_0 = io_ptw_gstatus_zero1;
  wire             io_ptw_gstatus_tsr_0 = io_ptw_gstatus_tsr;
  wire             io_ptw_gstatus_tw_0 = io_ptw_gstatus_tw;
  wire             io_ptw_gstatus_tvm_0 = io_ptw_gstatus_tvm;
  wire             io_ptw_gstatus_mxr_0 = io_ptw_gstatus_mxr;
  wire             io_ptw_gstatus_sum_0 = io_ptw_gstatus_sum;
  wire             io_ptw_gstatus_mprv_0 = io_ptw_gstatus_mprv;
  wire [1:0]       io_ptw_gstatus_fs_0 = io_ptw_gstatus_fs;
  wire [1:0]       io_ptw_gstatus_mpp_0 = io_ptw_gstatus_mpp;
  wire [1:0]       io_ptw_gstatus_vs_0 = io_ptw_gstatus_vs;
  wire             io_ptw_gstatus_spp_0 = io_ptw_gstatus_spp;
  wire             io_ptw_gstatus_mpie_0 = io_ptw_gstatus_mpie;
  wire             io_ptw_gstatus_ube_0 = io_ptw_gstatus_ube;
  wire             io_ptw_gstatus_spie_0 = io_ptw_gstatus_spie;
  wire             io_ptw_gstatus_upie_0 = io_ptw_gstatus_upie;
  wire             io_ptw_gstatus_mie_0 = io_ptw_gstatus_mie;
  wire             io_ptw_gstatus_hie_0 = io_ptw_gstatus_hie;
  wire             io_ptw_gstatus_sie_0 = io_ptw_gstatus_sie;
  wire             io_ptw_gstatus_uie_0 = io_ptw_gstatus_uie;
  wire             io_ptw_pmp_0_cfg_l_0 = io_ptw_pmp_0_cfg_l;
  wire [1:0]       io_ptw_pmp_0_cfg_a_0 = io_ptw_pmp_0_cfg_a;
  wire             io_ptw_pmp_0_cfg_x_0 = io_ptw_pmp_0_cfg_x;
  wire             io_ptw_pmp_0_cfg_w_0 = io_ptw_pmp_0_cfg_w;
  wire             io_ptw_pmp_0_cfg_r_0 = io_ptw_pmp_0_cfg_r;
  wire [29:0]      io_ptw_pmp_0_addr_0 = io_ptw_pmp_0_addr;
  wire [31:0]      io_ptw_pmp_0_mask_0 = io_ptw_pmp_0_mask;
  wire             io_ptw_pmp_1_cfg_l_0 = io_ptw_pmp_1_cfg_l;
  wire [1:0]       io_ptw_pmp_1_cfg_a_0 = io_ptw_pmp_1_cfg_a;
  wire             io_ptw_pmp_1_cfg_x_0 = io_ptw_pmp_1_cfg_x;
  wire             io_ptw_pmp_1_cfg_w_0 = io_ptw_pmp_1_cfg_w;
  wire             io_ptw_pmp_1_cfg_r_0 = io_ptw_pmp_1_cfg_r;
  wire [29:0]      io_ptw_pmp_1_addr_0 = io_ptw_pmp_1_addr;
  wire [31:0]      io_ptw_pmp_1_mask_0 = io_ptw_pmp_1_mask;
  wire             io_ptw_pmp_2_cfg_l_0 = io_ptw_pmp_2_cfg_l;
  wire [1:0]       io_ptw_pmp_2_cfg_a_0 = io_ptw_pmp_2_cfg_a;
  wire             io_ptw_pmp_2_cfg_x_0 = io_ptw_pmp_2_cfg_x;
  wire             io_ptw_pmp_2_cfg_w_0 = io_ptw_pmp_2_cfg_w;
  wire             io_ptw_pmp_2_cfg_r_0 = io_ptw_pmp_2_cfg_r;
  wire [29:0]      io_ptw_pmp_2_addr_0 = io_ptw_pmp_2_addr;
  wire [31:0]      io_ptw_pmp_2_mask_0 = io_ptw_pmp_2_mask;
  wire             io_ptw_pmp_3_cfg_l_0 = io_ptw_pmp_3_cfg_l;
  wire [1:0]       io_ptw_pmp_3_cfg_a_0 = io_ptw_pmp_3_cfg_a;
  wire             io_ptw_pmp_3_cfg_x_0 = io_ptw_pmp_3_cfg_x;
  wire             io_ptw_pmp_3_cfg_w_0 = io_ptw_pmp_3_cfg_w;
  wire             io_ptw_pmp_3_cfg_r_0 = io_ptw_pmp_3_cfg_r;
  wire [29:0]      io_ptw_pmp_3_addr_0 = io_ptw_pmp_3_addr;
  wire [31:0]      io_ptw_pmp_3_mask_0 = io_ptw_pmp_3_mask;
  wire             io_ptw_pmp_4_cfg_l_0 = io_ptw_pmp_4_cfg_l;
  wire [1:0]       io_ptw_pmp_4_cfg_a_0 = io_ptw_pmp_4_cfg_a;
  wire             io_ptw_pmp_4_cfg_x_0 = io_ptw_pmp_4_cfg_x;
  wire             io_ptw_pmp_4_cfg_w_0 = io_ptw_pmp_4_cfg_w;
  wire             io_ptw_pmp_4_cfg_r_0 = io_ptw_pmp_4_cfg_r;
  wire [29:0]      io_ptw_pmp_4_addr_0 = io_ptw_pmp_4_addr;
  wire [31:0]      io_ptw_pmp_4_mask_0 = io_ptw_pmp_4_mask;
  wire             io_ptw_pmp_5_cfg_l_0 = io_ptw_pmp_5_cfg_l;
  wire [1:0]       io_ptw_pmp_5_cfg_a_0 = io_ptw_pmp_5_cfg_a;
  wire             io_ptw_pmp_5_cfg_x_0 = io_ptw_pmp_5_cfg_x;
  wire             io_ptw_pmp_5_cfg_w_0 = io_ptw_pmp_5_cfg_w;
  wire             io_ptw_pmp_5_cfg_r_0 = io_ptw_pmp_5_cfg_r;
  wire [29:0]      io_ptw_pmp_5_addr_0 = io_ptw_pmp_5_addr;
  wire [31:0]      io_ptw_pmp_5_mask_0 = io_ptw_pmp_5_mask;
  wire             io_ptw_pmp_6_cfg_l_0 = io_ptw_pmp_6_cfg_l;
  wire [1:0]       io_ptw_pmp_6_cfg_a_0 = io_ptw_pmp_6_cfg_a;
  wire             io_ptw_pmp_6_cfg_x_0 = io_ptw_pmp_6_cfg_x;
  wire             io_ptw_pmp_6_cfg_w_0 = io_ptw_pmp_6_cfg_w;
  wire             io_ptw_pmp_6_cfg_r_0 = io_ptw_pmp_6_cfg_r;
  wire [29:0]      io_ptw_pmp_6_addr_0 = io_ptw_pmp_6_addr;
  wire [31:0]      io_ptw_pmp_6_mask_0 = io_ptw_pmp_6_mask;
  wire             io_ptw_pmp_7_cfg_l_0 = io_ptw_pmp_7_cfg_l;
  wire [1:0]       io_ptw_pmp_7_cfg_a_0 = io_ptw_pmp_7_cfg_a;
  wire             io_ptw_pmp_7_cfg_x_0 = io_ptw_pmp_7_cfg_x;
  wire             io_ptw_pmp_7_cfg_w_0 = io_ptw_pmp_7_cfg_w;
  wire             io_ptw_pmp_7_cfg_r_0 = io_ptw_pmp_7_cfg_r;
  wire [29:0]      io_ptw_pmp_7_addr_0 = io_ptw_pmp_7_addr;
  wire [31:0]      io_ptw_pmp_7_mask_0 = io_ptw_pmp_7_mask;
  wire             io_ptw_customCSRs_csrs_0_ren_0 = io_ptw_customCSRs_csrs_0_ren;
  wire             io_ptw_customCSRs_csrs_0_wen_0 = io_ptw_customCSRs_csrs_0_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_0_wdata_0 = io_ptw_customCSRs_csrs_0_wdata;
  wire [63:0]      io_ptw_customCSRs_csrs_0_value_0 = io_ptw_customCSRs_csrs_0_value;
  wire             io_ptw_customCSRs_csrs_1_ren_0 = io_ptw_customCSRs_csrs_1_ren;
  wire             io_ptw_customCSRs_csrs_1_wen_0 = io_ptw_customCSRs_csrs_1_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_1_wdata_0 = io_ptw_customCSRs_csrs_1_wdata;
  wire             io_ptw_customCSRs_csrs_2_ren_0 = io_ptw_customCSRs_csrs_2_ren;
  wire             io_ptw_customCSRs_csrs_2_wen_0 = io_ptw_customCSRs_csrs_2_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_2_wdata_0 = io_ptw_customCSRs_csrs_2_wdata;
  wire             io_ptw_customCSRs_csrs_3_ren_0 = io_ptw_customCSRs_csrs_3_ren;
  wire             io_ptw_customCSRs_csrs_3_wen_0 = io_ptw_customCSRs_csrs_3_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_3_wdata_0 = io_ptw_customCSRs_csrs_3_wdata;
  wire             io_kill_0 = io_kill;
  wire [4:0]       io_req_bits_cmd = 5'h0;
  wire [4:0]       io_ptw_hstatus_zero1 = 5'h0;
  wire             io_req_bits_passthrough = 1'h0;
  wire             io_resp_gpa_is_pte = 1'h0;
  wire             io_resp_pf_st = 1'h0;
  wire             io_resp_gf_ld = 1'h0;
  wire             io_resp_gf_st = 1'h0;
  wire             io_resp_gf_inst = 1'h0;
  wire             io_resp_ae_st = 1'h0;
  wire             io_resp_ma_st = 1'h0;
  wire             io_resp_ma_inst = 1'h0;
  wire             io_resp_must_alloc = 1'h0;
  wire             io_resp_prefetchable = 1'h0;
  wire             io_ptw_req_bits_bits_vstage1 = 1'h0;
  wire             io_ptw_req_bits_bits_stage2 = 1'h0;
  wire             io_ptw_resp_bits_fragmented_superpage = 1'h0;
  wire             io_ptw_status_mbe = 1'h0;
  wire             io_ptw_status_sbe = 1'h0;
  wire             io_ptw_status_sd_rv32 = 1'h0;
  wire             io_ptw_status_ube = 1'h0;
  wire             io_ptw_status_upie = 1'h0;
  wire             io_ptw_status_hie = 1'h0;
  wire             io_ptw_status_uie = 1'h0;
  wire             io_ptw_hstatus_vtsr = 1'h0;
  wire             io_ptw_hstatus_vtw = 1'h0;
  wire             io_ptw_hstatus_vtvm = 1'h0;
  wire             io_ptw_hstatus_hu = 1'h0;
  wire             io_ptw_hstatus_vsbe = 1'h0;
  wire             io_ptw_gstatus_sd_rv32 = 1'h0;
  wire             io_ptw_customCSRs_csrs_0_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_0_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_1_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_1_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_2_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_2_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_3_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_3_set = 1'h0;
  wire             priv_v = 1'h0;	// src/main/scala/rocket/TLB.scala:358:34
  wire             vstage1_en = 1'h0;	// src/main/scala/rocket/TLB.scala:365:48
  wire             stage2_en = 1'h0;	// src/main/scala/rocket/TLB.scala:367:48
  wire             vsatp_mode_mismatch = 1'h0;	// src/main/scala/rocket/TLB.scala:392:78
  wire             superpage_hits_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_12 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             refill_v = 1'h0;	// src/main/scala/rocket/TLB.scala:440:33
  wire             newEntry_ae_stage2 = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_fragmented_superpage = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             cmd_lrsc = 1'h0;	// src/main/scala/rocket/TLB.scala:562:33
  wire             cmd_amo_logical = 1'h0;	// src/main/scala/rocket/TLB.scala:563:40
  wire             cmd_amo_arithmetic = 1'h0;	// src/main/scala/rocket/TLB.scala:564:43
  wire             cmd_put_partial = 1'h0;	// src/main/scala/rocket/TLB.scala:565:41
  wire             cmd_readx = 1'h0;	// src/main/scala/rocket/TLB.scala:567:37
  wire             cmd_write = 1'h0;	// src/main/scala/rocket/Consts.scala:86:76
  wire             cmd_write_perms = 1'h0;	// src/main/scala/rocket/TLB.scala:569:35
  wire             hv = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             hv_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hv_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hv_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hv_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hv_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             hg_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             ignore_12 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire [15:0]      io_ptw_ptbr_asid = 16'h0;
  wire [15:0]      io_ptw_hgatp_asid = 16'h0;
  wire [15:0]      io_ptw_vsatp_asid = 16'h0;
  wire [15:0]      satp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [3:0]       io_ptw_hgatp_mode = 4'h0;
  wire [3:0]       io_ptw_vsatp_mode = 4'h0;
  wire [43:0]      io_ptw_hgatp_ppn = 44'h0;
  wire [43:0]      io_ptw_vsatp_ppn = 44'h0;
  wire [22:0]      io_ptw_status_zero2 = 23'h0;
  wire [7:0]       io_ptw_status_zero1 = 8'h0;
  wire [1:0]       io_ptw_status_xs = 2'h0;
  wire [1:0]       io_ptw_status_vs = 2'h0;
  wire [1:0]       io_ptw_hstatus_zero3 = 2'h0;
  wire [1:0]       io_ptw_hstatus_zero2 = 2'h0;
  wire [1:0]       io_ptw_gstatus_xs = 2'h0;
  wire [1:0]       io_ptw_pmp_0_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_1_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_2_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_3_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_4_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_5_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_6_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_7_cfg_res = 2'h0;
  wire [29:0]      io_ptw_hstatus_zero6 = 30'h0;
  wire [8:0]       io_ptw_hstatus_zero5 = 9'h0;
  wire [5:0]       io_ptw_hstatus_vgein = 6'h0;
  wire [5:0]       stage1_bypass = 6'h0;	// src/main/scala/rocket/TLB.scala:509:61
  wire [63:0]      io_ptw_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      io_ptw_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_3_value = 64'h20181004;
  wire [1:0]       io_req_bits_size = 2'h2;
  wire [1:0]       io_ptw_status_sxl = 2'h2;
  wire [1:0]       io_ptw_status_uxl = 2'h2;
  wire [1:0]       io_ptw_hstatus_vsxl = 2'h2;
  wire [1:0]       io_ptw_gstatus_uxl = 2'h2;
  wire             superpage_hits_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             superpage_hits_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             hitsVec_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             ppn_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             ppn_ignore_3 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             ppn_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             ppn_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             cmd_read = 1'h1;	// src/main/scala/rocket/Consts.scala:85:68
  wire             ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire [5:0]       stage2_bypass = 6'h3F;	// src/main/scala/rocket/TLB.scala:515:27
  wire [5:0]       gpa_hits_hit_mask = 6'h3F;	// src/main/scala/rocket/TLB.scala:598:82
  wire [5:0]       gpa_hits = 6'h3F;	// src/main/scala/rocket/TLB.scala:599:14
  wire [6:0]       ae_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:582:53
  wire [6:0]       must_alloc_array = 7'h0;	// src/main/scala/rocket/TLB.scala:587:46
  wire [6:0]       pf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:590:24
  wire [6:0]       gf_ld_array = 7'h0;	// src/main/scala/rocket/TLB.scala:592:24
  wire [6:0]       gf_st_array = 7'h0;	// src/main/scala/rocket/TLB.scala:593:24
  wire [6:0]       gf_inst_array = 7'h0;	// src/main/scala/rocket/TLB.scala:594:26
  wire [6:0]       hr_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:516:21
  wire [6:0]       hw_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:517:21
  wire [6:0]       hx_array = 7'h7F;	// src/main/scala/rocket/TLB.scala:518:21
  wire             misaligned;	// src/main/scala/rocket/TLB.scala:542:77
  wire             do_refill = io_ptw_resp_valid_0;	// src/main/scala/rocket/TLB.scala:397:29
  wire             newEntry_ae_ptw = io_ptw_resp_bits_ae_ptw_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_ae_final = io_ptw_resp_bits_ae_final_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_pf = io_ptw_resp_bits_pf_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_gf = io_ptw_resp_bits_gf_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_hr = io_ptw_resp_bits_hr_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_hw = io_ptw_resp_bits_hw_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_hx = io_ptw_resp_bits_hx_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_u = io_ptw_resp_bits_pte_u_0;	// src/main/scala/rocket/TLB.scala:441:24
  wire [3:0]       satp_mode = io_ptw_ptbr_mode_0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [43:0]      satp_ppn = io_ptw_ptbr_ppn_0;	// src/main/scala/rocket/TLB.scala:362:17
  wire             mxr = io_ptw_status_mxr_0;	// src/main/scala/rocket/TLB.scala:510:31
  wire             sum = io_ptw_status_sum_0;	// src/main/scala/rocket/TLB.scala:502:16
  wire [26:0]      vpn = io_req_bits_vaddr_0[38:12];	// src/main/scala/rocket/TLB.scala:324:30
  reg  [1:0]       sectored_entries_0_0_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [26:0]      sectored_entries_0_0_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              sectored_entries_0_0_tag_v;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      sectored_entries_0_0_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      sectored_entries_0_0_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      sectored_entries_0_0_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      sectored_entries_0_0_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              sectored_entries_0_0_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              sectored_entries_0_0_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              sectored_entries_0_0_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              sectored_entries_0_0_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       superpage_entries_0_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [26:0]      superpage_entries_0_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_0_tag_v;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      superpage_entries_0_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_0_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       superpage_entries_1_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [26:0]      superpage_entries_1_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_1_tag_v;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      superpage_entries_1_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_1_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       superpage_entries_2_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [26:0]      superpage_entries_2_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_2_tag_v;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      superpage_entries_2_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_2_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       superpage_entries_3_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [26:0]      superpage_entries_3_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_3_tag_v;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      superpage_entries_3_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              superpage_entries_3_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       special_entry_level;	// src/main/scala/rocket/TLB.scala:335:56
  reg  [26:0]      special_entry_tag_vpn;	// src/main/scala/rocket/TLB.scala:335:56
  reg              special_entry_tag_v;	// src/main/scala/rocket/TLB.scala:335:56
  reg  [41:0]      special_entry_data_0;	// src/main/scala/rocket/TLB.scala:335:56
  reg              special_entry_valid_0;	// src/main/scala/rocket/TLB.scala:335:56
  reg  [1:0]       state;	// src/main/scala/rocket/TLB.scala:341:22
  reg  [26:0]      r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25
  wire [26:0]      io_ptw_req_bits_bits_addr_0 = r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25
  reg  [1:0]       r_superpage_repl_addr;	// src/main/scala/rocket/TLB.scala:344:34
  wire [1:0]       waddr = r_superpage_repl_addr;	// src/main/scala/rocket/TLB.scala:344:34, :469:22
  reg              r_sectored_hit_valid;	// src/main/scala/rocket/TLB.scala:346:27
  reg              r_superpage_hit_valid;	// src/main/scala/rocket/TLB.scala:347:28
  reg  [1:0]       r_superpage_hit_bits;	// src/main/scala/rocket/TLB.scala:347:28
  reg              r_need_gpa;	// src/main/scala/rocket/TLB.scala:350:23
  wire             io_ptw_req_bits_bits_need_gpa_0 = r_need_gpa;	// src/main/scala/rocket/TLB.scala:350:23
  reg              r_gpa_valid;	// src/main/scala/rocket/TLB.scala:351:24
  reg  [38:0]      r_gpa;	// src/main/scala/rocket/TLB.scala:352:18
  reg  [26:0]      r_gpa_vpn;	// src/main/scala/rocket/TLB.scala:353:22
  reg              r_gpa_is_pte;	// src/main/scala/rocket/TLB.scala:354:25
  wire             priv_s = io_req_bits_prv_0[0];	// src/main/scala/rocket/TLB.scala:359:20
  wire             priv_uses_vm = ~(io_req_bits_prv_0[1]);	// src/main/scala/rocket/TLB.scala:361:27
  wire             stage1_en = satp_mode[3];	// src/main/scala/rocket/TLB.scala:362:17, :363:{29,41}
  wire             vm_enabled = stage1_en & priv_uses_vm;	// src/main/scala/rocket/TLB.scala:361:27, :363:29, :388:{45,61}
  wire [19:0]      refill_ppn = io_ptw_resp_bits_pte_ppn_0[19:0];	// src/main/scala/rocket/TLB.scala:395:44
  wire [19:0]      newEntry_ppn = io_ptw_resp_bits_pte_ppn_0[19:0];	// src/main/scala/rocket/TLB.scala:395:44, :441:24
  wire             io_ptw_req_valid_0 = state == 2'h1;	// src/main/scala/rocket/TLB.scala:341:22, src/main/scala/util/package.scala:16:47
  wire             invalidate_refill = io_ptw_req_valid_0 | (&state) | io_sfence_valid_0;	// src/main/scala/rocket/TLB.scala:341:22, :399:88, src/main/scala/util/package.scala:16:47, :73:59
  wire [1:0]       mpu_ppn_res = _mpu_ppn_barrier_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire             _ignore_T_13 = special_entry_level == 2'h0;	// src/main/scala/rocket/TLB.scala:187:28, :335:56
  wire             mpu_ppn_ignore;	// src/main/scala/rocket/TLB.scala:187:34
  assign mpu_ppn_ignore = _ignore_T_13;	// src/main/scala/rocket/TLB.scala:187:{28,34}
  wire             hitsVec_ignore_13;	// src/main/scala/rocket/TLB.scala:172:34
  assign hitsVec_ignore_13 = _ignore_T_13;	// src/main/scala/rocket/TLB.scala:172:34, :187:28
  wire             ppn_ignore_8;	// src/main/scala/rocket/TLB.scala:187:34
  assign ppn_ignore_8 = _ignore_T_13;	// src/main/scala/rocket/TLB.scala:187:{28,34}
  wire             ignore_13;	// src/main/scala/rocket/TLB.scala:172:34
  assign ignore_13 = _ignore_T_13;	// src/main/scala/rocket/TLB.scala:172:34, :187:28
  wire             mpu_ppn_ignore_1 = ~(special_entry_level[1]);	// src/main/scala/rocket/TLB.scala:187:{28,34}, :335:56
  wire [27:0]      mpu_ppn =
    do_refill
      ? {8'h0, refill_ppn}
      : vm_enabled
          ? {8'h0,
             mpu_ppn_res,
             (mpu_ppn_ignore ? vpn[17:9] : 9'h0) | _mpu_ppn_barrier_io_y_ppn[17:9],
             (mpu_ppn_ignore_1 ? vpn[8:0] : 9'h0) | _mpu_ppn_barrier_io_y_ppn[8:0]}
          : io_req_bits_vaddr_0[39:12];	// src/main/scala/rocket/TLB.scala:185:26, :187:34, :188:{28,47}, :324:30, :388:61, :395:44, :397:29, :401:20, :402:{20,146}, src/main/scala/util/package.scala:259:25
  wire [11:0]      io_resp_gpa_offset = io_req_bits_vaddr_0[11:0];	// src/main/scala/rocket/TLB.scala:403:52, :648:21
  wire [39:0]      mpu_physaddr = {mpu_ppn, io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:401:20, :403:25, :648:21
  wire [2:0]       mpu_priv =
    do_refill ? 3'h1 : {io_ptw_status_debug_0, io_req_bits_prv_0};	// src/main/scala/rocket/TLB.scala:397:29, :404:{27,103}
  wire [27:0]      _GEN = {mpu_physaddr[39:14], ~(mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [13:0]      _GEN_0 = {mpu_physaddr[39:28], ~(mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]       _GEN_1 = mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [23:0]      _GEN_2 = {mpu_physaddr[39:26], _GEN_1};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [23:0]      _GEN_3 = {mpu_physaddr[39:17], ~(mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [8:0]       _GEN_4 = {mpu_physaddr[39:32], ~(mpu_physaddr[31])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire [11:0]      _GEN_5 = {mpu_physaddr[39:29], ~(mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [10:0]      _GEN_6 = {mpu_physaddr[39:30], ~(mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]       _GEN_7 = {mpu_physaddr[39:31], ~(mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire             legal_address =
    ~(|_GEN) | ~(|_GEN_0) | ~(|_GEN_2) | ~(|(mpu_physaddr[39:12])) | ~(|_GEN_3)
    | ~(|_GEN_4) | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, src/main/scala/tilelink/Parameters.scala:599:96
  wire             cacheable = legal_address & mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, :417:49
  wire             newEntry_c = cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire             homogeneous =
    ~(|(mpu_physaddr[39:12])) | ~(|_GEN) | ~(|_GEN_3) | ~(|_GEN_2) | ~(|_GEN_0)
    | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_4);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire             deny_access_to_debug = ~(mpu_priv[2]) & ~(|(mpu_physaddr[39:12]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :404:27, :420:{39,50}
  wire             prot_r = legal_address & ~deny_access_to_debug & _pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{41,44,66}
  wire             newEntry_pr = prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [5:0]       _GEN_8 = {mpu_physaddr[31:27], mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [4:0]       _GEN_9 = {mpu_physaddr[31:28], ~(mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [3:0]       _GEN_10 = {mpu_physaddr[31:29], ~(mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]       _GEN_11 = {mpu_physaddr[31:30], ~(mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]       _GEN_12 = {mpu_physaddr[31], ~(mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire             prot_w =
    legal_address
    & (~(|_GEN_8) | ~(|_GEN_9) | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12)
       | mpu_physaddr[31]) & ~deny_access_to_debug & _pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :422:{45,70}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_pw = prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire             prot_pp =
    legal_address
    & (~(|_GEN_8) | ~(|_GEN_9) | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12)
       | mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_ppp = prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             prot_al = legal_address & (~(|_GEN_8) | ~(|_GEN_9));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_pal = prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             prot_aa = legal_address & (~(|_GEN_8) | ~(|_GEN_9));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_paa = prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             prot_x =
    legal_address
    & ({mpu_physaddr[31:27], mpu_physaddr[25]} == 6'h0 | ~(|_GEN_10) | ~(|_GEN_11)
       | ~(|_GEN_12) | mpu_physaddr[31]) & ~deny_access_to_debug & _pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :426:{40,65}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_px = prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire             prot_eff =
    legal_address
    & ({mpu_physaddr[31:27], mpu_physaddr[25], mpu_physaddr[16], mpu_physaddr[13]} == 8'h0
       | {mpu_physaddr[31:27], _GEN_1[9], mpu_physaddr[16]} == 7'h0 | ~(|_GEN_9)
       | ~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12));	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             newEntry_eff = prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             _r_sectored_repl_addr_valids_T =
    sectored_entries_0_0_valid_0 | sectored_entries_0_0_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [24:0]      _hitsVec_T = sectored_entries_0_0_tag_vpn[26:2] ^ vpn[26:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             sector_hits_0 =
    (_r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2
     | sectored_entries_0_0_valid_3) & _hitsVec_T == 25'h0 & ~sectored_entries_0_0_tag_v;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             _GEN_13 = superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             superpage_hits_tagMatch;	// src/main/scala/rocket/TLB.scala:168:33
  assign superpage_hits_tagMatch = _GEN_13;	// src/main/scala/rocket/TLB.scala:168:33
  wire             hitsVec_tagMatch;	// src/main/scala/rocket/TLB.scala:168:33
  assign hitsVec_tagMatch = _GEN_13;	// src/main/scala/rocket/TLB.scala:168:33
  wire [17:0]      _hitsVec_T_16 = superpage_entries_0_tag_vpn[26:9] ^ vpn[26:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             _ignore_T_1 = superpage_entries_0_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             superpage_hits_ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign superpage_hits_ignore_1 = _ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             hitsVec_ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign hitsVec_ignore_1 = _ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             ppn_ignore;	// src/main/scala/rocket/TLB.scala:187:34
  assign ppn_ignore = _ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign ignore_1 = _ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             superpage_hits_0 =
    superpage_hits_tagMatch & _hitsVec_T_16[17:9] == 9'h0
    & (superpage_hits_ignore_1 | _hitsVec_T_16[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_14 = superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             superpage_hits_tagMatch_1;	// src/main/scala/rocket/TLB.scala:168:33
  assign superpage_hits_tagMatch_1 = _GEN_14;	// src/main/scala/rocket/TLB.scala:168:33
  wire             hitsVec_tagMatch_1;	// src/main/scala/rocket/TLB.scala:168:33
  assign hitsVec_tagMatch_1 = _GEN_14;	// src/main/scala/rocket/TLB.scala:168:33
  wire [17:0]      _hitsVec_T_31 = superpage_entries_1_tag_vpn[26:9] ^ vpn[26:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             _ignore_T_4 = superpage_entries_1_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             superpage_hits_ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign superpage_hits_ignore_4 = _ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             hitsVec_ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign hitsVec_ignore_4 = _ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             ppn_ignore_2;	// src/main/scala/rocket/TLB.scala:187:34
  assign ppn_ignore_2 = _ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign ignore_4 = _ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             superpage_hits_1 =
    superpage_hits_tagMatch_1 & _hitsVec_T_31[17:9] == 9'h0
    & (superpage_hits_ignore_4 | _hitsVec_T_31[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_15 = superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             superpage_hits_tagMatch_2;	// src/main/scala/rocket/TLB.scala:168:33
  assign superpage_hits_tagMatch_2 = _GEN_15;	// src/main/scala/rocket/TLB.scala:168:33
  wire             hitsVec_tagMatch_2;	// src/main/scala/rocket/TLB.scala:168:33
  assign hitsVec_tagMatch_2 = _GEN_15;	// src/main/scala/rocket/TLB.scala:168:33
  wire [17:0]      _hitsVec_T_46 = superpage_entries_2_tag_vpn[26:9] ^ vpn[26:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             _ignore_T_7 = superpage_entries_2_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             superpage_hits_ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign superpage_hits_ignore_7 = _ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             hitsVec_ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign hitsVec_ignore_7 = _ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             ppn_ignore_4;	// src/main/scala/rocket/TLB.scala:187:34
  assign ppn_ignore_4 = _ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign ignore_7 = _ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             superpage_hits_2 =
    superpage_hits_tagMatch_2 & _hitsVec_T_46[17:9] == 9'h0
    & (superpage_hits_ignore_7 | _hitsVec_T_46[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_16 = superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             superpage_hits_tagMatch_3;	// src/main/scala/rocket/TLB.scala:168:33
  assign superpage_hits_tagMatch_3 = _GEN_16;	// src/main/scala/rocket/TLB.scala:168:33
  wire             hitsVec_tagMatch_3;	// src/main/scala/rocket/TLB.scala:168:33
  assign hitsVec_tagMatch_3 = _GEN_16;	// src/main/scala/rocket/TLB.scala:168:33
  wire [17:0]      _hitsVec_T_61 = superpage_entries_3_tag_vpn[26:9] ^ vpn[26:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             _ignore_T_10 = superpage_entries_3_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             superpage_hits_ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign superpage_hits_ignore_10 = _ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             hitsVec_ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign hitsVec_ignore_10 = _ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             ppn_ignore_6;	// src/main/scala/rocket/TLB.scala:187:34
  assign ppn_ignore_6 = _ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign ignore_10 = _ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             superpage_hits_3 =
    superpage_hits_tagMatch_3 & _hitsVec_T_61[17:9] == 9'h0
    & (superpage_hits_ignore_10 | _hitsVec_T_61[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire [1:0]       hitsVec_idx = vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_17 =
    {{sectored_entries_0_0_valid_3},
     {sectored_entries_0_0_valid_2},
     {sectored_entries_0_0_valid_1},
     {sectored_entries_0_0_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             hitsVec_0 =
    vm_enabled & _GEN_17[hitsVec_idx] & _hitsVec_T == 25'h0 & ~sectored_entries_0_0_tag_v;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :328:29, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire             hitsVec_1 =
    vm_enabled & hitsVec_tagMatch & _hitsVec_T_16[17:9] == 9'h0
    & (hitsVec_ignore_1 | _hitsVec_T_16[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             hitsVec_2 =
    vm_enabled & hitsVec_tagMatch_1 & _hitsVec_T_31[17:9] == 9'h0
    & (hitsVec_ignore_4 | _hitsVec_T_31[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             hitsVec_3 =
    vm_enabled & hitsVec_tagMatch_2 & _hitsVec_T_46[17:9] == 9'h0
    & (hitsVec_ignore_7 | _hitsVec_T_46[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             hitsVec_4 =
    vm_enabled & hitsVec_tagMatch_3 & _hitsVec_T_61[17:9] == 9'h0
    & (hitsVec_ignore_10 | _hitsVec_T_61[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             hitsVec_tagMatch_4 = special_entry_valid_0 & ~special_entry_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :335:56
  wire [26:0]      _hitsVec_T_76 = special_entry_tag_vpn ^ vpn;	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :335:56
  wire             hitsVec_ignore_14 = ~(special_entry_level[1]);	// src/main/scala/rocket/TLB.scala:172:34, :187:28, :335:56
  wire             hitsVec_5 =
    vm_enabled & hitsVec_tagMatch_4 & _hitsVec_T_76[26:18] == 9'h0
    & (hitsVec_ignore_13 | _hitsVec_T_76[17:9] == 9'h0)
    & (hitsVec_ignore_14 | _hitsVec_T_76[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire [1:0]       real_hits_lo_hi = {hitsVec_2, hitsVec_1};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       real_hits_lo = {real_hits_lo_hi, hitsVec_0};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       real_hits_hi_hi = {hitsVec_5, hitsVec_4};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       real_hits_hi = {real_hits_hi_hi, hitsVec_3};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [5:0]       real_hits = {real_hits_hi, real_hits_lo};	// src/main/scala/util/package.scala:37:27
  wire [6:0]       hits = {~vm_enabled, real_hits};	// src/main/scala/rocket/TLB.scala:388:61, :434:{17,18}, src/main/scala/util/package.scala:37:27
  wire             newEntry_g = io_ptw_resp_bits_pte_g_0 & io_ptw_resp_bits_pte_v_0;	// src/main/scala/rocket/TLB.scala:441:24, :445:25
  wire             newEntry_sr =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_r_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :149:35, src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_sw =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_w_0 & io_ptw_resp_bits_pte_d_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :151:{35,40}, src/main/scala/rocket/TLB.scala:441:24
  wire             newEntry_sx =
    io_ptw_resp_bits_pte_v_0
    & (io_ptw_resp_bits_pte_r_0 | io_ptw_resp_bits_pte_x_0 & ~io_ptw_resp_bits_pte_w_0)
    & io_ptw_resp_bits_pte_a_0 & io_ptw_resp_bits_pte_x_0;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :153:35, src/main/scala/rocket/TLB.scala:441:24
  wire [1:0]       _GEN_18 = {newEntry_c, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_lo_lo = _GEN_18;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_19 = {newEntry_pal, newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_19;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_lo_lo_hi =
    {special_entry_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       special_entry_data_0_lo_lo =
    {special_entry_data_0_lo_lo_hi, special_entry_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_20 = {newEntry_px, newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_20;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_lo_hi_lo =
    {special_entry_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       _GEN_21 = {newEntry_hx, newEntry_hr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_lo_hi_hi_hi = _GEN_21;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_lo_hi_hi =
    {special_entry_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       special_entry_data_0_lo_hi =
    {special_entry_data_0_lo_hi_hi, special_entry_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      special_entry_data_0_lo =
    {special_entry_data_0_lo_hi, special_entry_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_22 = {newEntry_sx, newEntry_sr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_lo_lo_hi = _GEN_22;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_hi_lo_lo =
    {special_entry_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       _GEN_23 = {newEntry_pf, newEntry_gf};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_lo_hi_hi = _GEN_23;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_hi_lo_hi =
    {special_entry_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       special_entry_data_0_hi_lo =
    {special_entry_data_0_hi_lo_hi, special_entry_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_24 = {newEntry_ae_ptw, newEntry_ae_final};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       special_entry_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_0_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_1_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_2_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       superpage_entries_3_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       sectored_entries_0_0_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_hi_lo_hi = _GEN_24;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       special_entry_data_0_hi_hi_lo =
    {special_entry_data_0_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      _GEN_25 = {newEntry_ppn, newEntry_u};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0]      special_entry_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign special_entry_data_0_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      superpage_entries_0_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_0_data_0_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      superpage_entries_1_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_1_data_0_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      superpage_entries_2_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_2_data_0_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      superpage_entries_3_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign superpage_entries_3_data_0_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      sectored_entries_0_0_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign sectored_entries_0_0_data_hi_hi_hi_hi = _GEN_25;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      special_entry_data_0_hi_hi_hi =
    {special_entry_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      special_entry_data_0_hi_hi =
    {special_entry_data_0_hi_hi_hi, special_entry_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      special_entry_data_0_hi =
    {special_entry_data_0_hi_hi, special_entry_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_0_data_0_lo_lo_hi =
    {superpage_entries_0_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       superpage_entries_0_data_0_lo_lo =
    {superpage_entries_0_data_0_lo_lo_hi, superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_0_data_0_lo_hi_lo =
    {superpage_entries_0_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_0_data_0_lo_hi_hi =
    {superpage_entries_0_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_0_data_0_lo_hi =
    {superpage_entries_0_data_0_lo_hi_hi, superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      superpage_entries_0_data_0_lo =
    {superpage_entries_0_data_0_lo_hi, superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_0_data_0_hi_lo_lo =
    {superpage_entries_0_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_0_data_0_hi_lo_hi =
    {superpage_entries_0_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_0_data_0_hi_lo =
    {superpage_entries_0_data_0_hi_lo_hi, superpage_entries_0_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_0_data_0_hi_hi_lo =
    {superpage_entries_0_data_0_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      superpage_entries_0_data_0_hi_hi_hi =
    {superpage_entries_0_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      superpage_entries_0_data_0_hi_hi =
    {superpage_entries_0_data_0_hi_hi_hi, superpage_entries_0_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      superpage_entries_0_data_0_hi =
    {superpage_entries_0_data_0_hi_hi, superpage_entries_0_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_1_data_0_lo_lo_hi =
    {superpage_entries_1_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       superpage_entries_1_data_0_lo_lo =
    {superpage_entries_1_data_0_lo_lo_hi, superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_1_data_0_lo_hi_lo =
    {superpage_entries_1_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_1_data_0_lo_hi_hi =
    {superpage_entries_1_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_1_data_0_lo_hi =
    {superpage_entries_1_data_0_lo_hi_hi, superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      superpage_entries_1_data_0_lo =
    {superpage_entries_1_data_0_lo_hi, superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_1_data_0_hi_lo_lo =
    {superpage_entries_1_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_1_data_0_hi_lo_hi =
    {superpage_entries_1_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_1_data_0_hi_lo =
    {superpage_entries_1_data_0_hi_lo_hi, superpage_entries_1_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_1_data_0_hi_hi_lo =
    {superpage_entries_1_data_0_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      superpage_entries_1_data_0_hi_hi_hi =
    {superpage_entries_1_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      superpage_entries_1_data_0_hi_hi =
    {superpage_entries_1_data_0_hi_hi_hi, superpage_entries_1_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      superpage_entries_1_data_0_hi =
    {superpage_entries_1_data_0_hi_hi, superpage_entries_1_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_2_data_0_lo_lo_hi =
    {superpage_entries_2_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       superpage_entries_2_data_0_lo_lo =
    {superpage_entries_2_data_0_lo_lo_hi, superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_2_data_0_lo_hi_lo =
    {superpage_entries_2_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_2_data_0_lo_hi_hi =
    {superpage_entries_2_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_2_data_0_lo_hi =
    {superpage_entries_2_data_0_lo_hi_hi, superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      superpage_entries_2_data_0_lo =
    {superpage_entries_2_data_0_lo_hi, superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_2_data_0_hi_lo_lo =
    {superpage_entries_2_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_2_data_0_hi_lo_hi =
    {superpage_entries_2_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_2_data_0_hi_lo =
    {superpage_entries_2_data_0_hi_lo_hi, superpage_entries_2_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_2_data_0_hi_hi_lo =
    {superpage_entries_2_data_0_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      superpage_entries_2_data_0_hi_hi_hi =
    {superpage_entries_2_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      superpage_entries_2_data_0_hi_hi =
    {superpage_entries_2_data_0_hi_hi_hi, superpage_entries_2_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      superpage_entries_2_data_0_hi =
    {superpage_entries_2_data_0_hi_hi, superpage_entries_2_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_3_data_0_lo_lo_hi =
    {superpage_entries_3_data_0_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       superpage_entries_3_data_0_lo_lo =
    {superpage_entries_3_data_0_lo_lo_hi, superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_3_data_0_lo_hi_lo =
    {superpage_entries_3_data_0_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_3_data_0_lo_hi_hi =
    {superpage_entries_3_data_0_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_3_data_0_lo_hi =
    {superpage_entries_3_data_0_lo_hi_hi, superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      superpage_entries_3_data_0_lo =
    {superpage_entries_3_data_0_lo_hi, superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_3_data_0_hi_lo_lo =
    {superpage_entries_3_data_0_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       superpage_entries_3_data_0_hi_lo_hi =
    {superpage_entries_3_data_0_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       superpage_entries_3_data_0_hi_lo =
    {superpage_entries_3_data_0_hi_lo_hi, superpage_entries_3_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       superpage_entries_3_data_0_hi_hi_lo =
    {superpage_entries_3_data_0_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      superpage_entries_3_data_0_hi_hi_hi =
    {superpage_entries_3_data_0_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      superpage_entries_3_data_0_hi_hi =
    {superpage_entries_3_data_0_hi_hi_hi, superpage_entries_3_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      superpage_entries_3_data_0_hi =
    {superpage_entries_3_data_0_hi_hi, superpage_entries_3_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       idx = r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [2:0]       sectored_entries_0_0_data_lo_lo_hi =
    {sectored_entries_0_0_data_lo_lo_hi_hi, newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       sectored_entries_0_0_data_lo_lo =
    {sectored_entries_0_0_data_lo_lo_hi, sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       sectored_entries_0_0_data_lo_hi_lo =
    {sectored_entries_0_0_data_lo_hi_lo_hi, newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       sectored_entries_0_0_data_lo_hi_hi =
    {sectored_entries_0_0_data_lo_hi_hi_hi, newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       sectored_entries_0_0_data_lo_hi =
    {sectored_entries_0_0_data_lo_hi_hi, sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      sectored_entries_0_0_data_lo =
    {sectored_entries_0_0_data_lo_hi, sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       sectored_entries_0_0_data_hi_lo_lo =
    {sectored_entries_0_0_data_hi_lo_lo_hi, newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       sectored_entries_0_0_data_hi_lo_hi =
    {sectored_entries_0_0_data_hi_lo_hi_hi, newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       sectored_entries_0_0_data_hi_lo =
    {sectored_entries_0_0_data_hi_lo_hi, sectored_entries_0_0_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       sectored_entries_0_0_data_hi_hi_lo =
    {sectored_entries_0_0_data_hi_hi_lo_hi, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      sectored_entries_0_0_data_hi_hi_hi =
    {sectored_entries_0_0_data_hi_hi_hi_hi, newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      sectored_entries_0_0_data_hi_hi =
    {sectored_entries_0_0_data_hi_hi_hi, sectored_entries_0_0_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      sectored_entries_0_0_data_hi =
    {sectored_entries_0_0_data_hi_hi, sectored_entries_0_0_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [3:0][41:0] _GEN_26 =
    {{sectored_entries_0_0_data_3},
     {sectored_entries_0_0_data_2},
     {sectored_entries_0_0_data_1},
     {sectored_entries_0_0_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [1:0]       ppn_res = _entries_barrier_1_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       ppn_res_1 = _entries_barrier_2_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       ppn_res_2 = _entries_barrier_3_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       ppn_res_3 = _entries_barrier_4_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       ppn_res_4 = _entries_barrier_5_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire             ppn_ignore_9 = ~(special_entry_level[1]);	// src/main/scala/rocket/TLB.scala:187:{28,34}, :335:56
  wire [19:0]      ppn =
    (hitsVec_0 ? _entries_barrier_io_y_ppn : 20'h0)
    | (hitsVec_1
         ? {ppn_res,
            (ppn_ignore ? vpn[17:9] : 9'h0) | _entries_barrier_1_io_y_ppn[17:9],
            vpn[8:0] | _entries_barrier_1_io_y_ppn[8:0]}
         : 20'h0)
    | (hitsVec_2
         ? {ppn_res_1,
            (ppn_ignore_2 ? vpn[17:9] : 9'h0) | _entries_barrier_2_io_y_ppn[17:9],
            vpn[8:0] | _entries_barrier_2_io_y_ppn[8:0]}
         : 20'h0)
    | (hitsVec_3
         ? {ppn_res_2,
            (ppn_ignore_4 ? vpn[17:9] : 9'h0) | _entries_barrier_3_io_y_ppn[17:9],
            vpn[8:0] | _entries_barrier_3_io_y_ppn[8:0]}
         : 20'h0)
    | (hitsVec_4
         ? {ppn_res_3,
            (ppn_ignore_6 ? vpn[17:9] : 9'h0) | _entries_barrier_4_io_y_ppn[17:9],
            vpn[8:0] | _entries_barrier_4_io_y_ppn[8:0]}
         : 20'h0)
    | (hitsVec_5
         ? {ppn_res_4,
            (ppn_ignore_8 ? vpn[17:9] : 9'h0) | _entries_barrier_5_io_y_ppn[17:9],
            (ppn_ignore_9 ? vpn[8:0] : 9'h0) | _entries_barrier_5_io_y_ppn[8:0]}
         : 20'h0) | (vm_enabled ? 20'h0 : vpn[19:0]);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:185:26, :187:34, :188:{18,28,47}, :324:30, :388:61, :432:44, :494:125, src/main/scala/util/package.scala:259:25
  wire [1:0]       ptw_ae_array_lo_hi =
    {_entries_barrier_2_io_y_ae_ptw, _entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_ae_array_lo = {ptw_ae_array_lo_hi, _entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       ptw_ae_array_hi_hi =
    {_entries_barrier_5_io_y_ae_ptw, _entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_ae_array_hi = {ptw_ae_array_hi_hi, _entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       ptw_ae_array = {1'h0, ptw_ae_array_hi, ptw_ae_array_lo};	// src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       final_ae_array_lo_hi =
    {_entries_barrier_2_io_y_ae_final, _entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       final_ae_array_lo =
    {final_ae_array_lo_hi, _entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       final_ae_array_hi_hi =
    {_entries_barrier_5_io_y_ae_final, _entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       final_ae_array_hi =
    {final_ae_array_hi_hi, _entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       final_ae_array = {1'h0, final_ae_array_hi, final_ae_array_lo};	// src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       ptw_pf_array_lo_hi =
    {_entries_barrier_2_io_y_pf, _entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_pf_array_lo = {ptw_pf_array_lo_hi, _entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       ptw_pf_array_hi_hi =
    {_entries_barrier_5_io_y_pf, _entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_pf_array_hi = {ptw_pf_array_hi_hi, _entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       ptw_pf_array = {1'h0, ptw_pf_array_hi, ptw_pf_array_lo};	// src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       ptw_gf_array_lo_hi =
    {_entries_barrier_2_io_y_gf, _entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_gf_array_lo = {ptw_gf_array_lo_hi, _entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       ptw_gf_array_hi_hi =
    {_entries_barrier_5_io_y_gf, _entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ptw_gf_array_hi = {ptw_gf_array_hi_hi, _entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       ptw_gf_array = {1'h0, ptw_gf_array_hi, ptw_gf_array_lo};	// src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_27 = {_entries_barrier_2_io_y_u, _entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       priv_rw_ok_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_lo_hi = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_rw_ok_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_lo_hi_1 = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_x_ok_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_lo_hi = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_x_ok_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_lo_hi_1 = _GEN_27;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       priv_rw_ok_lo = {priv_rw_ok_lo_hi, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_28 = {_entries_barrier_5_io_y_u, _entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       priv_rw_ok_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_hi_hi = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_rw_ok_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_rw_ok_hi_hi_1 = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_x_ok_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_hi_hi = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       priv_x_ok_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign priv_x_ok_hi_hi_1 = _GEN_28;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       priv_rw_ok_hi = {priv_rw_ok_hi_hi, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       priv_rw_ok_lo_1 = {priv_rw_ok_lo_hi_1, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       priv_rw_ok_hi_1 = {priv_rw_ok_hi_hi_1, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       priv_rw_ok =
    (~priv_s | sum ? {priv_rw_ok_hi, priv_rw_ok_lo} : 6'h0)
    | (priv_s ? ~{priv_rw_ok_hi_1, priv_rw_ok_lo_1} : 6'h0);	// src/main/scala/rocket/TLB.scala:359:20, :502:16, :505:{23,24,32,70,75,84}, src/main/scala/util/package.scala:37:27
  wire [2:0]       priv_x_ok_lo = {priv_x_ok_lo_hi, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       priv_x_ok_hi = {priv_x_ok_hi_hi, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       priv_x_ok_lo_1 = {priv_x_ok_lo_hi_1, _entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       priv_x_ok_hi_1 = {priv_x_ok_hi_hi_1, _entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       priv_x_ok =
    priv_s ? ~{priv_x_ok_hi, priv_x_ok_lo} : {priv_x_ok_hi_1, priv_x_ok_lo_1};	// src/main/scala/rocket/TLB.scala:359:20, :508:{22,31}, src/main/scala/util/package.scala:37:27
  wire [1:0]       stage1_bypass_lo_hi =
    {_entries_barrier_2_io_y_ae_stage2, _entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       stage1_bypass_lo =
    {stage1_bypass_lo_hi, _entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       stage1_bypass_hi_hi =
    {_entries_barrier_5_io_y_ae_stage2, _entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       stage1_bypass_hi =
    {stage1_bypass_hi_hi, _entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       r_array_lo_hi =
    {_entries_barrier_2_io_y_sr, _entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       r_array_lo = {r_array_lo_hi, _entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       r_array_hi_hi =
    {_entries_barrier_5_io_y_sr, _entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       r_array_hi = {r_array_hi_hi, _entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_29 = {_entries_barrier_2_io_y_sx, _entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       r_array_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign r_array_lo_hi_1 = _GEN_29;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       x_array_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign x_array_lo_hi = _GEN_29;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       r_array_lo_1 = {r_array_lo_hi_1, _entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_30 = {_entries_barrier_5_io_y_sx, _entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       r_array_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign r_array_hi_hi_1 = _GEN_30;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       x_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign x_array_hi_hi = _GEN_30;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       r_array_hi_1 = {r_array_hi_hi_1, _entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       r_array =
    {1'h1,
     priv_rw_ok
       & ({r_array_hi, r_array_lo} | (mxr ? {r_array_hi_1, r_array_lo_1} : 6'h0))};	// src/main/scala/rocket/TLB.scala:505:70, :510:31, :512:{20,41,69,74}, src/main/scala/util/package.scala:37:27
  wire [1:0]       w_array_lo_hi =
    {_entries_barrier_2_io_y_sw, _entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       w_array_lo = {w_array_lo_hi, _entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       w_array_hi_hi =
    {_entries_barrier_5_io_y_sw, _entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       w_array_hi = {w_array_hi_hi, _entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       w_array = {1'h1, priv_rw_ok & {w_array_hi, w_array_lo}};	// src/main/scala/rocket/TLB.scala:505:70, :513:{20,41}, src/main/scala/util/package.scala:37:27
  wire [2:0]       x_array_lo = {x_array_lo_hi, _entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       x_array_hi = {x_array_hi_hi, _entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       x_array = {1'h1, priv_x_ok & {x_array_hi, x_array_lo}};	// src/main/scala/rocket/TLB.scala:508:22, :514:{20,40}, src/main/scala/util/package.scala:37:27
  wire [1:0]       hr_array_lo_hi =
    {_entries_barrier_2_io_y_hr, _entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hr_array_lo = {hr_array_lo_hi, _entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       hr_array_hi_hi =
    {_entries_barrier_5_io_y_hr, _entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hr_array_hi = {hr_array_hi_hi, _entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_31 = {_entries_barrier_2_io_y_hx, _entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       hr_array_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign hr_array_lo_hi_1 = _GEN_31;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hx_array_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign hx_array_lo_hi = _GEN_31;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       hr_array_lo_1 = {hr_array_lo_hi_1, _entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_32 = {_entries_barrier_5_io_y_hx, _entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       hr_array_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign hr_array_hi_hi_1 = _GEN_32;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       hx_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign hx_array_hi_hi = _GEN_32;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       hr_array_hi_1 = {hr_array_hi_hi_1, _entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       hw_array_lo_hi =
    {_entries_barrier_2_io_y_hw, _entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hw_array_lo = {hw_array_lo_hi, _entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       hw_array_hi_hi =
    {_entries_barrier_5_io_y_hw, _entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hw_array_hi = {hw_array_hi_hi, _entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hx_array_lo = {hx_array_lo_hi, _entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       hx_array_hi = {hx_array_hi_hi, _entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pr_array_lo = {_entries_barrier_1_io_y_pr, _entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pr_array_hi_hi =
    {_entries_barrier_4_io_y_pr, _entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pr_array_hi = {pr_array_hi_hi, _entries_barrier_2_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       _px_array_T_4 = ptw_ae_array | final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [6:0]       pr_array = {{2{prot_r}}, pr_array_hi, pr_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,26,87,89,104}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pw_array_lo = {_entries_barrier_1_io_y_pw, _entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pw_array_hi_hi =
    {_entries_barrier_4_io_y_pw, _entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pw_array_hi = {pw_array_hi_hi, _entries_barrier_2_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       pw_array = {{2{prot_w}}, pw_array_hi, pw_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,26,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       px_array_lo = {_entries_barrier_1_io_y_px, _entries_barrier_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       px_array_hi_hi =
    {_entries_barrier_4_io_y_px, _entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       px_array_hi = {px_array_hi_hi, _entries_barrier_2_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       px_array = {{2{prot_x}}, px_array_hi, px_array_lo} & ~_px_array_T_4;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,26,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       eff_array_lo =
    {_entries_barrier_1_io_y_eff, _entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       eff_array_hi_hi =
    {_entries_barrier_4_io_y_eff, _entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       eff_array_hi = {eff_array_hi_hi, _entries_barrier_2_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       eff_array = {{2{prot_eff}}, eff_array_hi, eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_33 = {_entries_barrier_1_io_y_c, _entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       c_array_lo;	// src/main/scala/util/package.scala:37:27
  assign c_array_lo = _GEN_33;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       prefetchable_array_lo;	// src/main/scala/util/package.scala:37:27
  assign prefetchable_array_lo = _GEN_33;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_34 = {_entries_barrier_4_io_y_c, _entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       c_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign c_array_hi_hi = _GEN_34;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       prefetchable_array_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign prefetchable_array_hi_hi = _GEN_34;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       c_array_hi = {c_array_hi_hi, _entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       c_array = {{2{cacheable}}, c_array_hi, c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:{20,25}, src/main/scala/util/package.scala:37:27
  wire [6:0]       lrscAllowed = c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]       ppp_array_lo =
    {_entries_barrier_1_io_y_ppp, _entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       ppp_array_hi_hi =
    {_entries_barrier_4_io_y_ppp, _entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       ppp_array_hi = {ppp_array_hi_hi, _entries_barrier_2_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       ppp_array = {{2{prot_pp}}, ppp_array_hi, ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]       paa_array_lo =
    {_entries_barrier_1_io_y_paa, _entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       paa_array_hi_hi =
    {_entries_barrier_4_io_y_paa, _entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       paa_array_hi = {paa_array_hi_hi, _entries_barrier_2_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       paa_array = {{2{prot_aa}}, paa_array_hi, paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:{22,27}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pal_array_lo =
    {_entries_barrier_1_io_y_pal, _entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pal_array_hi_hi =
    {_entries_barrier_4_io_y_pal, _entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pal_array_hi = {pal_array_hi_hi, _entries_barrier_2_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       pal_array = {{2{prot_al}}, pal_array_hi, pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:{22,27}, src/main/scala/util/package.scala:37:27
  wire [6:0]       ppp_array_if_cached = ppp_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [6:0]       paa_array_if_cached = paa_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [6:0]       pal_array_if_cached = pal_array | c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]       prefetchable_array_hi =
    {prefetchable_array_hi_hi, _entries_barrier_2_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [6:0]       prefetchable_array =
    {cacheable & homogeneous, 1'h0, prefetchable_array_hi, prefetchable_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:37:27
  assign misaligned = |(io_req_bits_vaddr_0[1:0]);	// src/main/scala/rocket/TLB.scala:542:{39,77}
  wire             io_resp_ma_ld_0 = misaligned;	// src/main/scala/rocket/TLB.scala:542:77
  wire [39:0]      bad_va_maskedVAddr = io_req_bits_vaddr_0 & 40'hC000000000;	// src/main/scala/rocket/TLB.scala:551:43
  wire             bad_va =
    vm_enabled & stage1_en
    & ~(bad_va_maskedVAddr == 40'h0 | bad_va_maskedVAddr == 40'hC000000000);	// src/main/scala/rocket/TLB.scala:363:29, :388:61, :551:43, :552:{37,51,59,86}, :560:{21,34}
  wire [6:0]       ae_array = misaligned ? eff_array : 7'h0;	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :574:{8,37}
  wire [6:0]       ae_ld_array = ae_array | ~pr_array;	// src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [6:0]       pf_ld_array =
    (~r_array & ~ptw_ae_array | ptw_pf_array) & ~ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :512:20, :589:{24,37,71,73,88,104,106}
  wire [6:0]       pf_inst_array =
    (~x_array & ~ptw_ae_array | ptw_pf_array) & ~ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :514:20, :589:{73,106}, :591:{25,34,51,67}
  wire             tlb_hit_if_not_gpa_miss = |real_hits;	// src/main/scala/rocket/TLB.scala:602:43, src/main/scala/util/package.scala:37:27
  wire             tlb_hit = |real_hits;	// src/main/scala/rocket/TLB.scala:602:43, :603:40, src/main/scala/util/package.scala:37:27
  wire             tlb_miss = vm_enabled & ~bad_va & ~tlb_hit;	// src/main/scala/rocket/TLB.scala:388:61, :560:34, :603:40, :605:{53,56,64,67}
  reg  [2:0]       state_reg_1;	// src/main/scala/util/Replacement.scala:168:70
  wire [1:0]       _GEN_35 = {superpage_hits_1, superpage_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:173:29
  wire [1:0]       lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign lo = _GEN_35;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       r_superpage_hit_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign r_superpage_hit_bits_lo = _GEN_35;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       lo_1 = lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]       _GEN_36 = {superpage_hits_3, superpage_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:173:29
  wire [1:0]       hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign hi = _GEN_36;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       r_superpage_hit_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign r_superpage_hit_bits_hi = _GEN_36;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       hi_1 = hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [1:0]       state_reg_touch_way_sized = {|hi_1, hi_1[1] | lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire             state_reg_set_left_older = ~(state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             state_reg_left_subtree_state = state_reg_1[1];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire             r_superpage_repl_addr_left_subtree_state = state_reg_1[1];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire             state_reg_right_subtree_state = state_reg_1[0];	// src/main/scala/util/Replacement.scala:168:70, :198:38
  wire             r_superpage_repl_addr_right_subtree_state = state_reg_1[0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [1:0]       state_reg_hi =
    {state_reg_set_left_older,
     state_reg_set_left_older
       ? state_reg_left_subtree_state
       : ~(state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             multipleHits_leftOne = real_hits[0];	// src/main/scala/util/Misc.scala:178:18, :181:37, src/main/scala/util/package.scala:37:27
  wire             multipleHits_leftOne_1 = real_hits[1];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             multipleHits_rightOne = real_hits[2];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             multipleHits_rightOne_1 =
    multipleHits_leftOne_1 | multipleHits_rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             multipleHits_rightTwo = multipleHits_leftOne_1 & multipleHits_rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             multipleHits_leftOne_2 =
    multipleHits_leftOne | multipleHits_rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             multipleHits_leftTwo =
    multipleHits_rightTwo | multipleHits_leftOne & multipleHits_rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             multipleHits_leftOne_3 = real_hits[3];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             multipleHits_leftOne_4 = real_hits[4];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             multipleHits_rightOne_2 = real_hits[5];	// src/main/scala/util/Misc.scala:178:18, :182:39, src/main/scala/util/package.scala:37:27
  wire             multipleHits_rightOne_3 =
    multipleHits_leftOne_4 | multipleHits_rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             multipleHits_rightTwo_1 =
    multipleHits_leftOne_4 & multipleHits_rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             multipleHits_rightOne_4 =
    multipleHits_leftOne_3 | multipleHits_rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             multipleHits_rightTwo_2 =
    multipleHits_rightTwo_1 | multipleHits_leftOne_3 & multipleHits_rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             multipleHits =
    multipleHits_leftTwo | multipleHits_rightTwo_2 | multipleHits_leftOne_2
    & multipleHits_rightOne_4;	// src/main/scala/util/Misc.scala:183:{16,37,49,61}
  wire             io_req_ready = state == 2'h0;	// src/main/scala/rocket/TLB.scala:341:22, :623:25
  wire             io_resp_pf_ld_0 = bad_va | (|(pf_ld_array & hits));	// src/main/scala/rocket/TLB.scala:434:17, :560:34, :589:24, :625:{41,57,65}
  wire             io_resp_pf_inst_0 = bad_va | (|(pf_inst_array & hits));	// src/main/scala/rocket/TLB.scala:434:17, :560:34, :591:67, :627:{29,47,55}
  wire             io_resp_ae_ld_0 = |(ae_ld_array & hits);	// src/main/scala/rocket/TLB.scala:434:17, :578:24, :633:{33,41}
  wire             io_resp_ae_inst_0 = |(~px_array & hits);	// src/main/scala/rocket/TLB.scala:434:17, :525:87, :635:{23,33,41}
  wire             io_resp_cacheable_0 = |(c_array & hits);	// src/main/scala/rocket/TLB.scala:434:17, :529:20, :640:{33,41}
  wire             io_resp_miss_0 = do_refill | tlb_miss | multipleHits;	// src/main/scala/rocket/TLB.scala:397:29, :605:64, :643:{52,64}, src/main/scala/util/Misc.scala:183:49
  wire [31:0]      io_resp_paddr_0 = {ppn, io_resp_gpa_offset};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:644:23, :648:21
  wire [27:0]      io_resp_gpa_page = {1'h0, vpn};	// src/main/scala/rocket/TLB.scala:324:30, :647:{19,36}
  wire [39:0]      io_resp_gpa_0 = {io_resp_gpa_page, io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:647:19, :648:21, :649:8
  wire             io_ptw_req_bits_valid_0 = ~io_kill_0;	// src/main/scala/rocket/TLB.scala:653:28
  wire             r_superpage_repl_addr_left_subtree_older = state_reg_1[2];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [1:0]       r_superpage_repl_addr_valids_lo =
    {superpage_entries_1_valid_0, superpage_entries_0_valid_0};	// src/main/scala/rocket/TLB.scala:330:30, src/main/scala/util/package.scala:37:27
  wire [1:0]       r_superpage_repl_addr_valids_hi =
    {superpage_entries_3_valid_0, superpage_entries_2_valid_0};	// src/main/scala/rocket/TLB.scala:330:30, src/main/scala/util/package.scala:37:27
  wire [3:0]       r_superpage_repl_addr_valids =
    {r_superpage_repl_addr_valids_hi, r_superpage_repl_addr_valids_lo};	// src/main/scala/util/package.scala:37:27
  wire             r_sectored_repl_addr_valids =
    _r_sectored_repl_addr_valids_T | sectored_entries_0_0_valid_2
    | sectored_entries_0_0_valid_3;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [1:0]       r_superpage_hit_bits_lo_1 = r_superpage_hit_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]       r_superpage_hit_bits_hi_1 = r_superpage_hit_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  `ifndef SYNTHESIS	// src/main/scala/rocket/TLB.scala:709:13
    always @(posedge clock) begin	// src/main/scala/rocket/TLB.scala:709:13
      if (io_sfence_valid_0 & ~reset
          & ~(~io_sfence_bits_rs1_0 | io_sfence_bits_addr_0[38:12] == vpn)) begin	// src/main/scala/rocket/TLB.scala:324:30, :709:{13,14,34,58,72}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/TLB.scala:709:13
          $error("Assertion failed\n    at TLB.scala:709 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// src/main/scala/rocket/TLB.scala:709:13
        if (`STOP_COND_)	// src/main/scala/rocket/TLB.scala:709:13
          $fatal;	// src/main/scala/rocket/TLB.scala:709:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             tagMatch = superpage_entries_0_valid_0 & ~superpage_entries_0_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tagMatch_1 = superpage_entries_1_valid_0 & ~superpage_entries_1_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tagMatch_2 = superpage_entries_2_valid_0 & ~superpage_entries_2_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tagMatch_3 = superpage_entries_3_valid_0 & ~superpage_entries_3_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tagMatch_4 = special_entry_valid_0 & ~special_entry_tag_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :335:56
  wire             ignore_14 = ~(special_entry_level[1]);	// src/main/scala/rocket/TLB.scala:172:34, :187:28, :335:56
  always @(posedge clock) begin
    automatic logic        _GEN_37 = do_refill & ~io_ptw_resp_bits_homogeneous_0;	// src/main/scala/rocket/TLB.scala:201:18, :335:56, :397:29, :438:20, :466:{39,70}
    automatic logic        _GEN_38;	// src/main/scala/rocket/TLB.scala:206:16, :335:56, :438:20, :466:70
    automatic logic        _GEN_39;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :468:58, :470:91
    automatic logic        _GEN_40;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
    automatic logic        _GEN_41;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70
    automatic logic        _GEN_42;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :468:58, :470:91
    automatic logic        _GEN_43;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
    automatic logic        _GEN_44;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70
    automatic logic        _GEN_45;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :468:58, :470:91
    automatic logic        _GEN_46;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
    automatic logic        _GEN_47;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70
    automatic logic        _GEN_48;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :468:58, :470:91
    automatic logic        _GEN_49;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
    automatic logic        _GEN_50;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70
    automatic logic        _GEN_51 =
      ~io_ptw_resp_bits_homogeneous_0 | ~(io_ptw_resp_bits_level_0[1]);	// src/main/scala/rocket/TLB.scala:328:29, :466:{39,70}, :468:{40,58}, :478:84
    automatic logic        _GEN_52 = ~do_refill | _GEN_51;	// src/main/scala/rocket/TLB.scala:328:29, :330:30, :397:29, :438:20, :466:70, :468:58, :478:84
    automatic logic        _GEN_53 = idx == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_54 = idx == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_55 = idx == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] _sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_56;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_57;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_58;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_59;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_60 =
      io_ptw_req_ready_0 & io_ptw_req_valid_0 & io_ptw_req_bits_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:660:26
    automatic logic        _GEN_61;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:669:23
    automatic logic [24:0] _GEN_62;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        _GEN_63;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_64;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_65;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_66;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_67;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_68;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        _GEN_69 = _hitsVec_T_16[17:9] == 9'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        _GEN_70 =
      tagMatch & _GEN_69 & (ignore_1 | _hitsVec_T_16[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        _GEN_71 = _hitsVec_T_31[17:9] == 9'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        _GEN_72 =
      tagMatch_1 & _GEN_71 & (ignore_4 | _hitsVec_T_31[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        _GEN_73 = _hitsVec_T_46[17:9] == 9'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        _GEN_74 =
      tagMatch_2 & _GEN_73 & (ignore_7 | _hitsVec_T_46[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        _GEN_75 = _hitsVec_T_61[17:9] == 9'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        _GEN_76 =
      tagMatch_3 & _GEN_75 & (ignore_10 | _hitsVec_T_61[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        _GEN_77 = _hitsVec_T_76[26:18] == 9'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        _GEN_78 =
      tagMatch_4 & _GEN_77 & (ignore_13 | _hitsVec_T_76[17:9] == 9'h0)
      & (ignore_14 | _hitsVec_T_76[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        _GEN_79 = multipleHits | reset;	// src/main/scala/rocket/TLB.scala:722:24, src/main/scala/util/Misc.scala:183:49
    _GEN_38 = _GEN_37 | special_entry_valid_0;	// src/main/scala/rocket/TLB.scala:201:18, :206:16, :335:56, :438:20, :466:70
    _GEN_39 = ~(io_ptw_resp_bits_level_0[1]) & r_superpage_repl_addr == 2'h0;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :468:{40,58}, :470:{82,91}
    _GEN_40 = do_refill & io_ptw_resp_bits_homogeneous_0 & _GEN_39;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    _GEN_41 = _GEN_40 ? ~invalidate_refill : superpage_entries_0_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :472:34
    _GEN_42 = ~(io_ptw_resp_bits_level_0[1]) & r_superpage_repl_addr == 2'h1;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :468:{40,58}, :470:{82,91}
    _GEN_43 = do_refill & io_ptw_resp_bits_homogeneous_0 & _GEN_42;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    _GEN_44 = _GEN_43 ? ~invalidate_refill : superpage_entries_1_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :472:34
    _GEN_45 = ~(io_ptw_resp_bits_level_0[1]) & r_superpage_repl_addr == 2'h2;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :468:{40,58}, :470:{82,91}
    _GEN_46 = do_refill & io_ptw_resp_bits_homogeneous_0 & _GEN_45;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    _GEN_47 = _GEN_46 ? ~invalidate_refill : superpage_entries_2_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :472:34
    _GEN_48 = ~(io_ptw_resp_bits_level_0[1]) & (&r_superpage_repl_addr);	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :468:{40,58}, :470:{82,91}
    _GEN_49 = do_refill & io_ptw_resp_bits_homogeneous_0 & _GEN_48;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    _GEN_50 = _GEN_49 ? ~invalidate_refill : superpage_entries_3_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :472:34
    _sectored_entries_0_0_data_T =
      {sectored_entries_0_0_data_hi, sectored_entries_0_0_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_56 =
      _GEN_52
        ? sectored_entries_0_0_valid_0
        : ~invalidate_refill
          & (_GEN_53 | r_sectored_hit_valid & sectored_entries_0_0_valid_0);	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :479:38, :481:34
    _GEN_57 =
      _GEN_52
        ? sectored_entries_0_0_valid_1
        : ~invalidate_refill
          & (_GEN_54 | r_sectored_hit_valid & sectored_entries_0_0_valid_1);	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :479:38, :481:34
    _GEN_58 =
      _GEN_52
        ? sectored_entries_0_0_valid_2
        : ~invalidate_refill
          & (_GEN_55 | r_sectored_hit_valid & sectored_entries_0_0_valid_2);	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :479:38, :481:34
    _GEN_59 =
      _GEN_52
        ? sectored_entries_0_0_valid_3
        : ~invalidate_refill
          & ((&idx) | r_sectored_hit_valid & sectored_entries_0_0_valid_3);	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    _GEN_61 = io_req_ready & io_req_valid_0 & tlb_miss;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:605:64, :669:23
    _GEN_62 = sectored_entries_0_0_tag_vpn[26:2] ^ vpn[26:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    _GEN_63 = _GEN_62 == 25'h0 & ~sectored_entries_0_0_tag_v;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :328:29
    _GEN_64 = _GEN_63 & ~sectored_entries_0_0_tag_v & hitsVec_idx == 2'h0;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :328:29, :438:20, src/main/scala/util/package.scala:155:13
    _GEN_65 = _GEN_63 & ~sectored_entries_0_0_tag_v & hitsVec_idx == 2'h1;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :328:29, :438:20, src/main/scala/util/package.scala:155:13
    _GEN_66 = _GEN_63 & ~sectored_entries_0_0_tag_v & hitsVec_idx == 2'h2;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :328:29, :438:20, src/main/scala/util/package.scala:155:13
    _GEN_67 = _GEN_63 & ~sectored_entries_0_0_tag_v & (&hitsVec_idx);	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :328:29, :438:20, src/main/scala/util/package.scala:155:13
    _GEN_68 = _GEN_62[24:16] == 9'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    if (_GEN_52) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    end
    else begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
      sectored_entries_0_0_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      sectored_entries_0_0_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
    end
    sectored_entries_0_0_tag_v <= _GEN_52 & sectored_entries_0_0_tag_v;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    if (~do_refill | _GEN_51 | ~_GEN_53) begin	// src/main/scala/rocket/TLB.scala:206:16, :328:29, :330:30, :397:29, :438:20, :466:70, :468:58, :478:84
    end
    else	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      sectored_entries_0_0_data_0 <= _sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (~do_refill | _GEN_51 | ~_GEN_54) begin	// src/main/scala/rocket/TLB.scala:206:16, :328:29, :330:30, :397:29, :438:20, :466:70, :468:58, :478:84
    end
    else	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      sectored_entries_0_0_data_1 <= _sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (~do_refill | _GEN_51 | ~_GEN_55) begin	// src/main/scala/rocket/TLB.scala:206:16, :328:29, :330:30, :397:29, :438:20, :466:70, :468:58, :478:84
    end
    else	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      sectored_entries_0_0_data_2 <= _sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (~do_refill | _GEN_51 | ~(&idx)) begin	// src/main/scala/rocket/TLB.scala:206:16, :328:29, :330:30, :397:29, :438:20, :466:70, :468:58, :478:84, src/main/scala/util/package.scala:155:13
    end
    else	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      sectored_entries_0_0_data_3 <= _sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    sectored_entries_0_0_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_68
                     ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_0[0]
                         | _GEN_64) & _GEN_56
                     : ~_GEN_64 & _GEN_56)
                : io_sfence_bits_rs2_0
                    ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_0[20]))
                      & _GEN_56
                    : sectored_entries_0_0_tag_v & _GEN_56)
           : _GEN_56);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    sectored_entries_0_0_valid_1 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_68
                     ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_1[0]
                         | _GEN_65) & _GEN_57
                     : ~_GEN_65 & _GEN_57)
                : io_sfence_bits_rs2_0
                    ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_1[20]))
                      & _GEN_57
                    : sectored_entries_0_0_tag_v & _GEN_57)
           : _GEN_57);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    sectored_entries_0_0_valid_2 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_68
                     ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_2[0]
                         | _GEN_66) & _GEN_58
                     : ~_GEN_66 & _GEN_58)
                : io_sfence_bits_rs2_0
                    ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_2[20]))
                      & _GEN_58
                    : sectored_entries_0_0_tag_v & _GEN_58)
           : _GEN_58);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    sectored_entries_0_0_valid_3 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_68
                     ? ~(~sectored_entries_0_0_tag_v & sectored_entries_0_0_data_3[0]
                         | _GEN_67) & _GEN_59
                     : ~_GEN_67 & _GEN_59)
                : io_sfence_bits_rs2_0
                    ? ~(~sectored_entries_0_0_tag_v & ~(sectored_entries_0_0_data_3[20]))
                      & _GEN_59
                    : sectored_entries_0_0_tag_v & _GEN_59)
           : _GEN_59);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_40) begin	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_0_level <= {1'h0, io_ptw_resp_bits_level_0[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      superpage_entries_0_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
    end
    superpage_entries_0_tag_v <=
      (~do_refill | ~io_ptw_resp_bits_homogeneous_0 | ~_GEN_39)
      & superpage_entries_0_tag_v;	// src/main/scala/rocket/TLB.scala:201:18, :202:16, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    if (_GEN_40)	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_0_data_0 <=
        {superpage_entries_0_data_0_hi, superpage_entries_0_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    superpage_entries_0_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_69
                     ? ~(~superpage_entries_0_tag_v & superpage_entries_0_data_0[0]
                         | _GEN_70) & _GEN_41
                     : ~_GEN_70 & _GEN_41)
                : io_sfence_bits_rs2_0
                    ? ~(~superpage_entries_0_tag_v & ~(superpage_entries_0_data_0[20]))
                      & _GEN_41
                    : superpage_entries_0_tag_v & _GEN_41)
           : _GEN_41);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{19,31,34,40,44}, :330:30, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_43) begin	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_1_level <= {1'h0, io_ptw_resp_bits_level_0[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      superpage_entries_1_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
    end
    superpage_entries_1_tag_v <=
      (~do_refill | ~io_ptw_resp_bits_homogeneous_0 | ~_GEN_42)
      & superpage_entries_1_tag_v;	// src/main/scala/rocket/TLB.scala:201:18, :202:16, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    if (_GEN_43)	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_1_data_0 <=
        {superpage_entries_1_data_0_hi, superpage_entries_1_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    superpage_entries_1_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_71
                     ? ~(~superpage_entries_1_tag_v & superpage_entries_1_data_0[0]
                         | _GEN_72) & _GEN_44
                     : ~_GEN_72 & _GEN_44)
                : io_sfence_bits_rs2_0
                    ? ~(~superpage_entries_1_tag_v & ~(superpage_entries_1_data_0[20]))
                      & _GEN_44
                    : superpage_entries_1_tag_v & _GEN_44)
           : _GEN_44);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{19,31,34,40,44}, :330:30, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_46) begin	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_2_level <= {1'h0, io_ptw_resp_bits_level_0[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      superpage_entries_2_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
    end
    superpage_entries_2_tag_v <=
      (~do_refill | ~io_ptw_resp_bits_homogeneous_0 | ~_GEN_45)
      & superpage_entries_2_tag_v;	// src/main/scala/rocket/TLB.scala:201:18, :202:16, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    if (_GEN_46)	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_2_data_0 <=
        {superpage_entries_2_data_0_hi, superpage_entries_2_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    superpage_entries_2_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_73
                     ? ~(~superpage_entries_2_tag_v & superpage_entries_2_data_0[0]
                         | _GEN_74) & _GEN_47
                     : ~_GEN_74 & _GEN_47)
                : io_sfence_bits_rs2_0
                    ? ~(~superpage_entries_2_tag_v & ~(superpage_entries_2_data_0[20]))
                      & _GEN_47
                    : superpage_entries_2_tag_v & _GEN_47)
           : _GEN_47);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{19,31,34,40,44}, :330:30, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_49) begin	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_3_level <= {1'h0, io_ptw_resp_bits_level_0[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      superpage_entries_3_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
    end
    superpage_entries_3_tag_v <=
      (~do_refill | ~io_ptw_resp_bits_homogeneous_0 | ~_GEN_48)
      & superpage_entries_3_tag_v;	// src/main/scala/rocket/TLB.scala:201:18, :202:16, :330:30, :397:29, :438:20, :466:70, :468:58, :470:91
    if (_GEN_49)	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58
      superpage_entries_3_data_0 <=
        {superpage_entries_3_data_0_hi, superpage_entries_3_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    superpage_entries_3_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_75
                     ? ~(~superpage_entries_3_tag_v & superpage_entries_3_data_0[0]
                         | _GEN_76) & _GEN_50
                     : ~_GEN_76 & _GEN_50)
                : io_sfence_bits_rs2_0
                    ? ~(~superpage_entries_3_tag_v & ~(superpage_entries_3_data_0[20]))
                      & _GEN_50
                    : superpage_entries_3_tag_v & _GEN_50)
           : _GEN_50);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{19,31,34,40,44}, :330:30, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_37) begin	// src/main/scala/rocket/TLB.scala:201:18, :335:56, :438:20, :466:70
      special_entry_level <= io_ptw_resp_bits_level_0;	// src/main/scala/rocket/TLB.scala:335:56
      special_entry_tag_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:335:56, :343:25
      special_entry_data_0 <= {special_entry_data_0_hi, special_entry_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :335:56
    end
    special_entry_tag_v <= ~_GEN_37 & special_entry_tag_v;	// src/main/scala/rocket/TLB.scala:201:18, :202:16, :335:56, :438:20, :466:70
    special_entry_valid_0 <=
      ~_GEN_79
      & (io_sfence_valid_0
           ? (io_sfence_bits_rs1_0
                ? (_GEN_77
                     ? ~(~special_entry_tag_v & special_entry_data_0[0] | _GEN_78)
                       & _GEN_38
                     : ~_GEN_78 & _GEN_38)
                : io_sfence_bits_rs2_0
                    ? ~(~special_entry_tag_v & ~(special_entry_data_0[20])) & _GEN_38
                    : special_entry_tag_v & _GEN_38)
           : _GEN_38);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :206:16, :210:46, :213:{32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{19,31,34,40,44}, :335:56, :438:20, :466:70, :708:19, :713:42, :714:47, :718:46, :722:{24,41}
    if (_GEN_61) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:669:23
      automatic logic [2:0] _r_superpage_repl_addr_T_5 =
        ~(r_superpage_repl_addr_valids[2:0]);	// src/main/scala/rocket/TLB.scala:747:43, src/main/scala/util/package.scala:37:27
      r_refill_tag <= vpn;	// src/main/scala/rocket/TLB.scala:324:30, :343:25
      r_superpage_repl_addr <=
        (&r_superpage_repl_addr_valids)
          ? {r_superpage_repl_addr_left_subtree_older,
             r_superpage_repl_addr_left_subtree_older
               ? r_superpage_repl_addr_left_subtree_state
               : r_superpage_repl_addr_right_subtree_state}
          : _r_superpage_repl_addr_T_5[0]
              ? 2'h0
              : _r_superpage_repl_addr_T_5[1]
                  ? 2'h1
                  : {1'h1, ~(_r_superpage_repl_addr_T_5[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/TLB.scala:344:34, :747:{8,16,43}, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:37:27, :155:13
      r_sectored_hit_valid <= sector_hits_0;	// src/main/scala/rocket/TLB.scala:162:55, :346:27
      r_superpage_hit_valid <=
        superpage_hits_0 | superpage_hits_1 | superpage_hits_2 | superpage_hits_3;	// src/main/scala/rocket/TLB.scala:173:29, :347:28, src/main/scala/util/package.scala:73:59
      r_superpage_hit_bits <=
        {|r_superpage_hit_bits_hi_1,
         r_superpage_hit_bits_hi_1[1] | r_superpage_hit_bits_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/rocket/TLB.scala:347:28
      r_need_gpa <= tlb_hit_if_not_gpa_miss;	// src/main/scala/rocket/TLB.scala:350:23, :602:43
    end
    r_gpa_valid <= ~_GEN_60 & (do_refill ? io_ptw_resp_bits_gpa_valid_0 : r_gpa_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:351:24, :397:29, :438:20, :485:17, :660:{26,52}, :661:19
    if (do_refill) begin	// src/main/scala/rocket/TLB.scala:397:29
      r_gpa <= io_ptw_resp_bits_gpa_bits_0;	// src/main/scala/rocket/TLB.scala:352:18
      r_gpa_is_pte <= io_ptw_resp_bits_gpa_is_pte_0;	// src/main/scala/rocket/TLB.scala:354:25
    end
    if (_GEN_60)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:660:26
      r_gpa_vpn <= r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25, :353:22
    if (reset) begin
      state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
      state_reg_1 <= 3'h0;	// src/main/scala/util/Replacement.scala:168:70
    end
    else begin
      if (io_ptw_resp_valid_0)
        state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
      else if (state == 2'h2 & io_sfence_valid_0)	// src/main/scala/rocket/TLB.scala:341:22, :699:{17,28}
        state <= 2'h3;	// src/main/scala/rocket/TLB.scala:341:22
      else if (io_ptw_req_valid_0) begin	// src/main/scala/util/package.scala:16:47
        if (io_kill_0)
          state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
        else if (io_ptw_req_ready_0)
          state <= {1'h1, io_sfence_valid_0};	// src/main/scala/rocket/TLB.scala:341:22, :694:45
        else if (io_sfence_valid_0)
          state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
        else if (_GEN_61)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:669:23
          state <= 2'h1;	// src/main/scala/rocket/TLB.scala:341:22
      end
      else if (_GEN_61)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:669:23
        state <= 2'h1;	// src/main/scala/rocket/TLB.scala:341:22
      if (io_req_valid_0 & vm_enabled
          & (superpage_hits_0 | superpage_hits_1 | superpage_hits_2 | superpage_hits_3))	// src/main/scala/rocket/TLB.scala:173:29, :388:61, :609:{22,37}, :612:31, src/main/scala/util/Replacement.scala:168:70, :172:15, src/main/scala/util/package.scala:73:59
        state_reg_1 <=
          {state_reg_hi,
           state_reg_set_left_older
             ? ~(state_reg_touch_way_sized[0])
             : state_reg_right_subtree_state};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:21];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h16; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        sectored_entries_0_0_level = _RANDOM[5'h0][1:0];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_tag_vpn = _RANDOM[5'h0][28:2];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_tag_v = _RANDOM[5'h0][29];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_data_0 =
          {_RANDOM[5'h0][31:30], _RANDOM[5'h1], _RANDOM[5'h2][7:0]};	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_data_1 = {_RANDOM[5'h2][31:8], _RANDOM[5'h3][17:0]};	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_data_2 = {_RANDOM[5'h3][31:18], _RANDOM[5'h4][27:0]};	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_data_3 =
          {_RANDOM[5'h4][31:28], _RANDOM[5'h5], _RANDOM[5'h6][5:0]};	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_valid_0 = _RANDOM[5'h6][6];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_valid_1 = _RANDOM[5'h6][7];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_valid_2 = _RANDOM[5'h6][8];	// src/main/scala/rocket/TLB.scala:328:29
        sectored_entries_0_0_valid_3 = _RANDOM[5'h6][9];	// src/main/scala/rocket/TLB.scala:328:29
        superpage_entries_0_level = _RANDOM[5'h6][11:10];	// src/main/scala/rocket/TLB.scala:328:29, :330:30
        superpage_entries_0_tag_vpn = {_RANDOM[5'h6][31:12], _RANDOM[5'h7][6:0]};	// src/main/scala/rocket/TLB.scala:328:29, :330:30
        superpage_entries_0_tag_v = _RANDOM[5'h7][7];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_0_data_0 = {_RANDOM[5'h7][31:8], _RANDOM[5'h8][17:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_0_valid_0 = _RANDOM[5'h8][18];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_1_level = _RANDOM[5'h8][20:19];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_1_tag_vpn = {_RANDOM[5'h8][31:21], _RANDOM[5'h9][15:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_1_tag_v = _RANDOM[5'h9][16];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_1_data_0 = {_RANDOM[5'h9][31:17], _RANDOM[5'hA][26:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_1_valid_0 = _RANDOM[5'hA][27];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_2_level = _RANDOM[5'hA][29:28];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_2_tag_vpn = {_RANDOM[5'hA][31:30], _RANDOM[5'hB][24:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_2_tag_v = _RANDOM[5'hB][25];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_2_data_0 =
          {_RANDOM[5'hB][31:26], _RANDOM[5'hC], _RANDOM[5'hD][3:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_2_valid_0 = _RANDOM[5'hD][4];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_3_level = _RANDOM[5'hD][6:5];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_3_tag_vpn = {_RANDOM[5'hD][31:7], _RANDOM[5'hE][1:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_3_tag_v = _RANDOM[5'hE][2];	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_3_data_0 = {_RANDOM[5'hE][31:3], _RANDOM[5'hF][12:0]};	// src/main/scala/rocket/TLB.scala:330:30
        superpage_entries_3_valid_0 = _RANDOM[5'hF][13];	// src/main/scala/rocket/TLB.scala:330:30
        special_entry_level = _RANDOM[5'hF][15:14];	// src/main/scala/rocket/TLB.scala:330:30, :335:56
        special_entry_tag_vpn = {_RANDOM[5'hF][31:16], _RANDOM[5'h10][10:0]};	// src/main/scala/rocket/TLB.scala:330:30, :335:56
        special_entry_tag_v = _RANDOM[5'h10][11];	// src/main/scala/rocket/TLB.scala:335:56
        special_entry_data_0 = {_RANDOM[5'h10][31:12], _RANDOM[5'h11][21:0]};	// src/main/scala/rocket/TLB.scala:335:56
        special_entry_valid_0 = _RANDOM[5'h11][22];	// src/main/scala/rocket/TLB.scala:335:56
        state = _RANDOM[5'h11][24:23];	// src/main/scala/rocket/TLB.scala:335:56, :341:22
        r_refill_tag = {_RANDOM[5'h11][31:25], _RANDOM[5'h12][19:0]};	// src/main/scala/rocket/TLB.scala:335:56, :343:25
        r_superpage_repl_addr = _RANDOM[5'h12][21:20];	// src/main/scala/rocket/TLB.scala:343:25, :344:34
        r_sectored_hit_valid = _RANDOM[5'h12][22];	// src/main/scala/rocket/TLB.scala:343:25, :346:27
        r_superpage_hit_valid = _RANDOM[5'h12][23];	// src/main/scala/rocket/TLB.scala:343:25, :347:28
        r_superpage_hit_bits = _RANDOM[5'h12][25:24];	// src/main/scala/rocket/TLB.scala:343:25, :347:28
        r_need_gpa = _RANDOM[5'h12][28];	// src/main/scala/rocket/TLB.scala:343:25, :350:23
        r_gpa_valid = _RANDOM[5'h12][29];	// src/main/scala/rocket/TLB.scala:343:25, :351:24
        r_gpa = {_RANDOM[5'h12][31:30], _RANDOM[5'h13], _RANDOM[5'h14][4:0]};	// src/main/scala/rocket/TLB.scala:343:25, :352:18
        r_gpa_vpn = _RANDOM[5'h14][31:5];	// src/main/scala/rocket/TLB.scala:352:18, :353:22
        r_gpa_is_pte = _RANDOM[5'h15][0];	// src/main/scala/rocket/TLB.scala:354:25
        state_reg_1 = _RANDOM[5'h15][4:2];	// src/main/scala/rocket/TLB.scala:354:25, src/main/scala/util/Replacement.scala:168:70
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  OptimizationBarrier mpu_ppn_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (special_entry_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_u                    (special_entry_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_g                    (special_entry_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_ptw               (special_entry_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_final             (special_entry_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_stage2            (special_entry_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pf                   (special_entry_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_gf                   (special_entry_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sw                   (special_entry_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sx                   (special_entry_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sr                   (special_entry_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hw                   (special_entry_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hx                   (special_entry_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hr                   (special_entry_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pw                   (special_entry_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_px                   (special_entry_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pr                   (special_entry_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ppp                  (special_entry_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pal                  (special_entry_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_paa                  (special_entry_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_eff                  (special_entry_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_c                    (special_entry_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_fragmented_superpage (special_entry_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_y_ppn                  (_mpu_ppn_barrier_io_y_ppn),
    .io_y_u                    (/* unused */),
    .io_y_ae_ptw               (/* unused */),
    .io_y_ae_final             (/* unused */),
    .io_y_ae_stage2            (/* unused */),
    .io_y_pf                   (/* unused */),
    .io_y_gf                   (/* unused */),
    .io_y_sw                   (/* unused */),
    .io_y_sx                   (/* unused */),
    .io_y_sr                   (/* unused */),
    .io_y_hw                   (/* unused */),
    .io_y_hx                   (/* unused */),
    .io_y_hr                   (/* unused */),
    .io_y_pw                   (/* unused */),
    .io_y_px                   (/* unused */),
    .io_y_pr                   (/* unused */),
    .io_y_ppp                  (/* unused */),
    .io_y_pal                  (/* unused */),
    .io_y_paa                  (/* unused */),
    .io_y_eff                  (/* unused */),
    .io_y_c                    (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  PMPChecker_2 pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (mpu_priv[1:0]),	// src/main/scala/rocket/TLB.scala:404:27, :409:14
    .io_pmp_0_cfg_l (io_ptw_pmp_0_cfg_l_0),
    .io_pmp_0_cfg_a (io_ptw_pmp_0_cfg_a_0),
    .io_pmp_0_cfg_x (io_ptw_pmp_0_cfg_x_0),
    .io_pmp_0_cfg_w (io_ptw_pmp_0_cfg_w_0),
    .io_pmp_0_cfg_r (io_ptw_pmp_0_cfg_r_0),
    .io_pmp_0_addr  (io_ptw_pmp_0_addr_0),
    .io_pmp_0_mask  (io_ptw_pmp_0_mask_0),
    .io_pmp_1_cfg_l (io_ptw_pmp_1_cfg_l_0),
    .io_pmp_1_cfg_a (io_ptw_pmp_1_cfg_a_0),
    .io_pmp_1_cfg_x (io_ptw_pmp_1_cfg_x_0),
    .io_pmp_1_cfg_w (io_ptw_pmp_1_cfg_w_0),
    .io_pmp_1_cfg_r (io_ptw_pmp_1_cfg_r_0),
    .io_pmp_1_addr  (io_ptw_pmp_1_addr_0),
    .io_pmp_1_mask  (io_ptw_pmp_1_mask_0),
    .io_pmp_2_cfg_l (io_ptw_pmp_2_cfg_l_0),
    .io_pmp_2_cfg_a (io_ptw_pmp_2_cfg_a_0),
    .io_pmp_2_cfg_x (io_ptw_pmp_2_cfg_x_0),
    .io_pmp_2_cfg_w (io_ptw_pmp_2_cfg_w_0),
    .io_pmp_2_cfg_r (io_ptw_pmp_2_cfg_r_0),
    .io_pmp_2_addr  (io_ptw_pmp_2_addr_0),
    .io_pmp_2_mask  (io_ptw_pmp_2_mask_0),
    .io_pmp_3_cfg_l (io_ptw_pmp_3_cfg_l_0),
    .io_pmp_3_cfg_a (io_ptw_pmp_3_cfg_a_0),
    .io_pmp_3_cfg_x (io_ptw_pmp_3_cfg_x_0),
    .io_pmp_3_cfg_w (io_ptw_pmp_3_cfg_w_0),
    .io_pmp_3_cfg_r (io_ptw_pmp_3_cfg_r_0),
    .io_pmp_3_addr  (io_ptw_pmp_3_addr_0),
    .io_pmp_3_mask  (io_ptw_pmp_3_mask_0),
    .io_pmp_4_cfg_l (io_ptw_pmp_4_cfg_l_0),
    .io_pmp_4_cfg_a (io_ptw_pmp_4_cfg_a_0),
    .io_pmp_4_cfg_x (io_ptw_pmp_4_cfg_x_0),
    .io_pmp_4_cfg_w (io_ptw_pmp_4_cfg_w_0),
    .io_pmp_4_cfg_r (io_ptw_pmp_4_cfg_r_0),
    .io_pmp_4_addr  (io_ptw_pmp_4_addr_0),
    .io_pmp_4_mask  (io_ptw_pmp_4_mask_0),
    .io_pmp_5_cfg_l (io_ptw_pmp_5_cfg_l_0),
    .io_pmp_5_cfg_a (io_ptw_pmp_5_cfg_a_0),
    .io_pmp_5_cfg_x (io_ptw_pmp_5_cfg_x_0),
    .io_pmp_5_cfg_w (io_ptw_pmp_5_cfg_w_0),
    .io_pmp_5_cfg_r (io_ptw_pmp_5_cfg_r_0),
    .io_pmp_5_addr  (io_ptw_pmp_5_addr_0),
    .io_pmp_5_mask  (io_ptw_pmp_5_mask_0),
    .io_pmp_6_cfg_l (io_ptw_pmp_6_cfg_l_0),
    .io_pmp_6_cfg_a (io_ptw_pmp_6_cfg_a_0),
    .io_pmp_6_cfg_x (io_ptw_pmp_6_cfg_x_0),
    .io_pmp_6_cfg_w (io_ptw_pmp_6_cfg_w_0),
    .io_pmp_6_cfg_r (io_ptw_pmp_6_cfg_r_0),
    .io_pmp_6_addr  (io_ptw_pmp_6_addr_0),
    .io_pmp_6_mask  (io_ptw_pmp_6_mask_0),
    .io_pmp_7_cfg_l (io_ptw_pmp_7_cfg_l_0),
    .io_pmp_7_cfg_a (io_ptw_pmp_7_cfg_a_0),
    .io_pmp_7_cfg_x (io_ptw_pmp_7_cfg_x_0),
    .io_pmp_7_cfg_w (io_ptw_pmp_7_cfg_w_0),
    .io_pmp_7_cfg_r (io_ptw_pmp_7_cfg_r_0),
    .io_pmp_7_addr  (io_ptw_pmp_7_addr_0),
    .io_pmp_7_mask  (io_ptw_pmp_7_mask_0),
    .io_addr        (mpu_physaddr[31:0]),	// src/main/scala/rocket/TLB.scala:403:25, :406:15
    .io_r           (_pmp_io_r),
    .io_w           (_pmp_io_w),
    .io_x           (_pmp_io_x)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (_GEN_26[hitsVec_idx][41:22]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_u                    (_GEN_26[hitsVec_idx][21]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_g                    (_GEN_26[hitsVec_idx][20]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_ae_ptw               (_GEN_26[hitsVec_idx][19]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_ae_final             (_GEN_26[hitsVec_idx][18]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_ae_stage2            (_GEN_26[hitsVec_idx][17]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_pf                   (_GEN_26[hitsVec_idx][16]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_gf                   (_GEN_26[hitsVec_idx][15]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_sw                   (_GEN_26[hitsVec_idx][14]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_sx                   (_GEN_26[hitsVec_idx][13]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_sr                   (_GEN_26[hitsVec_idx][12]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_hw                   (_GEN_26[hitsVec_idx][11]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_hx                   (_GEN_26[hitsVec_idx][10]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_hr                   (_GEN_26[hitsVec_idx][9]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_pw                   (_GEN_26[hitsVec_idx][8]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_px                   (_GEN_26[hitsVec_idx][7]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_pr                   (_GEN_26[hitsVec_idx][6]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_ppp                  (_GEN_26[hitsVec_idx][5]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_pal                  (_GEN_26[hitsVec_idx][4]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_paa                  (_GEN_26[hitsVec_idx][3]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_eff                  (_GEN_26[hitsVec_idx][2]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_c                    (_GEN_26[hitsVec_idx][1]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_x_fragmented_superpage (_GEN_26[hitsVec_idx][0]),	// src/main/scala/rocket/TLB.scala:160:77, src/main/scala/util/package.scala:155:13
    .io_y_ppn                  (_entries_barrier_io_y_ppn),
    .io_y_u                    (_entries_barrier_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_io_y_pf),
    .io_y_gf                   (_entries_barrier_io_y_gf),
    .io_y_sw                   (_entries_barrier_io_y_sw),
    .io_y_sx                   (_entries_barrier_io_y_sx),
    .io_y_sr                   (_entries_barrier_io_y_sr),
    .io_y_hw                   (_entries_barrier_io_y_hw),
    .io_y_hx                   (_entries_barrier_io_y_hx),
    .io_y_hr                   (_entries_barrier_io_y_hr),
    .io_y_pw                   (_entries_barrier_io_y_pw),
    .io_y_px                   (_entries_barrier_io_y_px),
    .io_y_pr                   (_entries_barrier_io_y_pr),
    .io_y_ppp                  (_entries_barrier_io_y_ppp),
    .io_y_pal                  (_entries_barrier_io_y_pal),
    .io_y_paa                  (_entries_barrier_io_y_paa),
    .io_y_eff                  (_entries_barrier_io_y_eff),
    .io_y_c                    (_entries_barrier_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (superpage_entries_0_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (superpage_entries_0_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (superpage_entries_0_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (superpage_entries_0_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (superpage_entries_0_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (superpage_entries_0_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (superpage_entries_0_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (superpage_entries_0_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (superpage_entries_0_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (superpage_entries_0_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (superpage_entries_0_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (superpage_entries_0_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (superpage_entries_0_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (superpage_entries_0_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (superpage_entries_0_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (superpage_entries_0_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (superpage_entries_0_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (superpage_entries_0_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (superpage_entries_0_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (superpage_entries_0_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (superpage_entries_0_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (superpage_entries_0_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (superpage_entries_0_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_entries_barrier_1_io_y_ppn),
    .io_y_u                    (_entries_barrier_1_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_1_io_y_pf),
    .io_y_gf                   (_entries_barrier_1_io_y_gf),
    .io_y_sw                   (_entries_barrier_1_io_y_sw),
    .io_y_sx                   (_entries_barrier_1_io_y_sx),
    .io_y_sr                   (_entries_barrier_1_io_y_sr),
    .io_y_hw                   (_entries_barrier_1_io_y_hw),
    .io_y_hx                   (_entries_barrier_1_io_y_hx),
    .io_y_hr                   (_entries_barrier_1_io_y_hr),
    .io_y_pw                   (_entries_barrier_1_io_y_pw),
    .io_y_px                   (_entries_barrier_1_io_y_px),
    .io_y_pr                   (_entries_barrier_1_io_y_pr),
    .io_y_ppp                  (_entries_barrier_1_io_y_ppp),
    .io_y_pal                  (_entries_barrier_1_io_y_pal),
    .io_y_paa                  (_entries_barrier_1_io_y_paa),
    .io_y_eff                  (_entries_barrier_1_io_y_eff),
    .io_y_c                    (_entries_barrier_1_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (superpage_entries_1_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (superpage_entries_1_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (superpage_entries_1_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (superpage_entries_1_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (superpage_entries_1_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (superpage_entries_1_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (superpage_entries_1_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (superpage_entries_1_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (superpage_entries_1_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (superpage_entries_1_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (superpage_entries_1_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (superpage_entries_1_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (superpage_entries_1_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (superpage_entries_1_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (superpage_entries_1_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (superpage_entries_1_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (superpage_entries_1_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (superpage_entries_1_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (superpage_entries_1_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (superpage_entries_1_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (superpage_entries_1_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (superpage_entries_1_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (superpage_entries_1_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_entries_barrier_2_io_y_ppn),
    .io_y_u                    (_entries_barrier_2_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_2_io_y_pf),
    .io_y_gf                   (_entries_barrier_2_io_y_gf),
    .io_y_sw                   (_entries_barrier_2_io_y_sw),
    .io_y_sx                   (_entries_barrier_2_io_y_sx),
    .io_y_sr                   (_entries_barrier_2_io_y_sr),
    .io_y_hw                   (_entries_barrier_2_io_y_hw),
    .io_y_hx                   (_entries_barrier_2_io_y_hx),
    .io_y_hr                   (_entries_barrier_2_io_y_hr),
    .io_y_pw                   (_entries_barrier_2_io_y_pw),
    .io_y_px                   (_entries_barrier_2_io_y_px),
    .io_y_pr                   (_entries_barrier_2_io_y_pr),
    .io_y_ppp                  (_entries_barrier_2_io_y_ppp),
    .io_y_pal                  (_entries_barrier_2_io_y_pal),
    .io_y_paa                  (_entries_barrier_2_io_y_paa),
    .io_y_eff                  (_entries_barrier_2_io_y_eff),
    .io_y_c                    (_entries_barrier_2_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (superpage_entries_2_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (superpage_entries_2_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (superpage_entries_2_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (superpage_entries_2_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (superpage_entries_2_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (superpage_entries_2_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (superpage_entries_2_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (superpage_entries_2_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (superpage_entries_2_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (superpage_entries_2_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (superpage_entries_2_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (superpage_entries_2_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (superpage_entries_2_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (superpage_entries_2_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (superpage_entries_2_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (superpage_entries_2_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (superpage_entries_2_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (superpage_entries_2_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (superpage_entries_2_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (superpage_entries_2_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (superpage_entries_2_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (superpage_entries_2_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (superpage_entries_2_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_entries_barrier_3_io_y_ppn),
    .io_y_u                    (_entries_barrier_3_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_3_io_y_pf),
    .io_y_gf                   (_entries_barrier_3_io_y_gf),
    .io_y_sw                   (_entries_barrier_3_io_y_sw),
    .io_y_sx                   (_entries_barrier_3_io_y_sx),
    .io_y_sr                   (_entries_barrier_3_io_y_sr),
    .io_y_hw                   (_entries_barrier_3_io_y_hw),
    .io_y_hx                   (_entries_barrier_3_io_y_hx),
    .io_y_hr                   (_entries_barrier_3_io_y_hr),
    .io_y_pw                   (_entries_barrier_3_io_y_pw),
    .io_y_px                   (_entries_barrier_3_io_y_px),
    .io_y_pr                   (_entries_barrier_3_io_y_pr),
    .io_y_ppp                  (_entries_barrier_3_io_y_ppp),
    .io_y_pal                  (_entries_barrier_3_io_y_pal),
    .io_y_paa                  (_entries_barrier_3_io_y_paa),
    .io_y_eff                  (_entries_barrier_3_io_y_eff),
    .io_y_c                    (_entries_barrier_3_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (superpage_entries_3_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (superpage_entries_3_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (superpage_entries_3_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (superpage_entries_3_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (superpage_entries_3_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (superpage_entries_3_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (superpage_entries_3_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (superpage_entries_3_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (superpage_entries_3_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (superpage_entries_3_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (superpage_entries_3_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (superpage_entries_3_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (superpage_entries_3_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (superpage_entries_3_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (superpage_entries_3_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (superpage_entries_3_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (superpage_entries_3_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (superpage_entries_3_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (superpage_entries_3_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (superpage_entries_3_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (superpage_entries_3_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (superpage_entries_3_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (superpage_entries_3_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_entries_barrier_4_io_y_ppn),
    .io_y_u                    (_entries_barrier_4_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_4_io_y_pf),
    .io_y_gf                   (_entries_barrier_4_io_y_gf),
    .io_y_sw                   (_entries_barrier_4_io_y_sw),
    .io_y_sx                   (_entries_barrier_4_io_y_sx),
    .io_y_sr                   (_entries_barrier_4_io_y_sr),
    .io_y_hw                   (_entries_barrier_4_io_y_hw),
    .io_y_hx                   (_entries_barrier_4_io_y_hx),
    .io_y_hr                   (_entries_barrier_4_io_y_hr),
    .io_y_pw                   (_entries_barrier_4_io_y_pw),
    .io_y_px                   (_entries_barrier_4_io_y_px),
    .io_y_pr                   (_entries_barrier_4_io_y_pr),
    .io_y_ppp                  (_entries_barrier_4_io_y_ppp),
    .io_y_pal                  (_entries_barrier_4_io_y_pal),
    .io_y_paa                  (_entries_barrier_4_io_y_paa),
    .io_y_eff                  (_entries_barrier_4_io_y_eff),
    .io_y_c                    (_entries_barrier_4_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (special_entry_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_u                    (special_entry_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_g                    (special_entry_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_ptw               (special_entry_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_final             (special_entry_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ae_stage2            (special_entry_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pf                   (special_entry_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_gf                   (special_entry_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sw                   (special_entry_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sx                   (special_entry_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_sr                   (special_entry_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hw                   (special_entry_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hx                   (special_entry_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_hr                   (special_entry_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pw                   (special_entry_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_px                   (special_entry_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pr                   (special_entry_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_ppp                  (special_entry_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_pal                  (special_entry_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_paa                  (special_entry_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_eff                  (special_entry_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_c                    (special_entry_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_x_fragmented_superpage (special_entry_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :335:56
    .io_y_ppn                  (_entries_barrier_5_io_y_ppn),
    .io_y_u                    (_entries_barrier_5_io_y_u),
    .io_y_ae_ptw               (_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final             (_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2            (_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf                   (_entries_barrier_5_io_y_pf),
    .io_y_gf                   (_entries_barrier_5_io_y_gf),
    .io_y_sw                   (_entries_barrier_5_io_y_sw),
    .io_y_sx                   (_entries_barrier_5_io_y_sx),
    .io_y_sr                   (_entries_barrier_5_io_y_sr),
    .io_y_hw                   (_entries_barrier_5_io_y_hw),
    .io_y_hx                   (_entries_barrier_5_io_y_hx),
    .io_y_hr                   (_entries_barrier_5_io_y_hr),
    .io_y_pw                   (/* unused */),
    .io_y_px                   (/* unused */),
    .io_y_pr                   (/* unused */),
    .io_y_ppp                  (/* unused */),
    .io_y_pal                  (/* unused */),
    .io_y_paa                  (/* unused */),
    .io_y_eff                  (/* unused */),
    .io_y_c                    (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  assign io_resp_miss = io_resp_miss_0;
  assign io_resp_paddr = io_resp_paddr_0;
  assign io_resp_gpa = io_resp_gpa_0;
  assign io_resp_pf_ld = io_resp_pf_ld_0;
  assign io_resp_pf_inst = io_resp_pf_inst_0;
  assign io_resp_ae_ld = io_resp_ae_ld_0;
  assign io_resp_ae_inst = io_resp_ae_inst_0;
  assign io_resp_ma_ld = io_resp_ma_ld_0;
  assign io_resp_cacheable = io_resp_cacheable_0;
  assign io_ptw_req_valid = io_ptw_req_valid_0;
  assign io_ptw_req_bits_valid = io_ptw_req_bits_valid_0;
  assign io_ptw_req_bits_bits_addr = io_ptw_req_bits_bits_addr_0;
  assign io_ptw_req_bits_bits_need_gpa = io_ptw_req_bits_bits_need_gpa_0;
endmodule

