#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.337    18.368
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    18.629
$abc$2660$new_n840_.in[5] (.names)                                                                                      0.264    18.893
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    19.154
$abc$2660$new_n845_.in[3] (.names)                                                                                      0.100    19.254
$abc$2660$new_n845_.out[0] (.names)                                                                                     0.261    19.515
$0\u_var[31:0][31].in[2] (.names)                                                                                       0.100    19.615
$0\u_var[31:0][31].out[0] (.names)                                                                                      0.261    19.876
u_var[31].D[0] (.latch)                                                                                                 0.000    19.876
data arrival time                                                                                                                19.876

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[31].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.876
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.900


#Path 2
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.337    18.368
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    18.629
$abc$2660$new_n840_.in[5] (.names)                                                                                      0.264    18.893
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    19.154
$0\u_var[31:0][30].in[3] (.names)                                                                                       0.100    19.254
$0\u_var[31:0][30].out[0] (.names)                                                                                      0.261    19.515
u_var[30].D[0] (.latch)                                                                                                 0.000    19.515
data arrival time                                                                                                                19.515

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[30].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.515
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.539


#Path 3
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.337    18.368
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    18.629
$abc$2660$new_n833_.in[3] (.names)                                                                                      0.100    18.729
$abc$2660$new_n833_.out[0] (.names)                                                                                     0.235    18.964
$0\u_var[31:0][29].in[4] (.names)                                                                                       0.266    19.230
$0\u_var[31:0][29].out[0] (.names)                                                                                      0.261    19.491
u_var[29].D[0] (.latch)                                                                                                 0.000    19.491
data arrival time                                                                                                                19.491

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[29].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.491
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.515


#Path 4
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.337    18.368
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    18.629
$abc$2660$new_n828_.in[1] (.names)                                                                                      0.100    18.729
$abc$2660$new_n828_.out[0] (.names)                                                                                     0.235    18.964
$0\u_var[31:0][28].in[4] (.names)                                                                                       0.100    19.064
$0\u_var[31:0][28].out[0] (.names)                                                                                      0.261    19.325
u_var[28].D[0] (.latch)                                                                                                 0.000    19.325
data arrival time                                                                                                                19.325

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[28].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.325
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.349


#Path 5
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n821_.in[3] (.names)                                                                                      0.266    18.298
$abc$2660$new_n821_.out[0] (.names)                                                                                     0.235    18.533
$0\u_var[31:0][27].in[3] (.names)                                                                                       0.394    18.926
$0\u_var[31:0][27].out[0] (.names)                                                                                      0.235    19.161
u_var[27].D[0] (.latch)                                                                                                 0.000    19.161
data arrival time                                                                                                                19.161

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[27].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.161
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.185


#Path 6
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n814_.in[4] (.names)                                                                                      0.266    18.298
$abc$2660$new_n814_.out[0] (.names)                                                                                     0.235    18.533
$0\u_var[31:0][26].in[1] (.names)                                                                                       0.337    18.869
$0\u_var[31:0][26].out[0] (.names)                                                                                      0.261    19.130
u_var[26].D[0] (.latch)                                                                                                 0.000    19.130
data arrival time                                                                                                                19.130

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[26].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.130
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.154


#Path 7
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n788_.in[1] (.names)                                                                                      0.411    17.343
$abc$2660$new_n788_.out[0] (.names)                                                                                     0.235    17.578
$abc$2660$new_n795_.in[1] (.names)                                                                                      0.100    17.678
$abc$2660$new_n795_.out[0] (.names)                                                                                     0.235    17.913
$abc$2660$new_n794_.in[2] (.names)                                                                                      0.100    18.013
$abc$2660$new_n794_.out[0] (.names)                                                                                     0.235    18.248
$0\u_var[31:0][22].in[4] (.names)                                                                                       0.264    18.512
$0\u_var[31:0][22].out[0] (.names)                                                                                      0.261    18.773
u_var[22].D[0] (.latch)                                                                                                 0.000    18.773
data arrival time                                                                                                                18.773

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[22].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.773
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.797


#Path 8
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    17.797
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.235    18.032
$abc$2660$new_n808_.in[1] (.names)                                                                                      0.100    18.132
$abc$2660$new_n808_.out[0] (.names)                                                                                     0.235    18.367
$0\u_var[31:0][25].in[4] (.names)                                                                                       0.100    18.467
$0\u_var[31:0][25].out[0] (.names)                                                                                      0.261    18.728
u_var[25].D[0] (.latch)                                                                                                 0.000    18.728
data arrival time                                                                                                                18.728

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[25].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.728
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.751


#Path 9
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n805_.in[4] (.names)                                                                                      0.266    17.797
$abc$2660$new_n805_.out[0] (.names)                                                                                     0.235    18.032
$0\u_var[31:0][24].in[4] (.names)                                                                                       0.266    18.298
$0\u_var[31:0][24].out[0] (.names)                                                                                      0.261    18.559
u_var[24].D[0] (.latch)                                                                                                 0.000    18.559
data arrival time                                                                                                                18.559

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[24].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.559
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.582


#Path 10
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.337    17.270
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    17.531
$abc$2660$new_n799_.in[0] (.names)                                                                                      0.266    17.797
$abc$2660$new_n799_.out[0] (.names)                                                                                     0.235    18.032
$0\u_var[31:0][23].in[4] (.names)                                                                                       0.100    18.132
$0\u_var[31:0][23].out[0] (.names)                                                                                      0.261    18.393
u_var[23].D[0] (.latch)                                                                                                 0.000    18.393
data arrival time                                                                                                                18.393

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[23].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.393
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.416


#Path 11
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n769_.in[1] (.names)                                                                                      0.264    16.836
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.235    17.071
$abc$2660$new_n1119_.in[4] (.names)                                                                                     0.100    17.171
$abc$2660$new_n1119_.out[0] (.names)                                                                                    0.261    17.432
$0\u_var[31:0][19].in[4] (.names)                                                                                       0.338    17.770
$0\u_var[31:0][19].out[0] (.names)                                                                                      0.261    18.031
u_var[19].D[0] (.latch)                                                                                                 0.000    18.031
data arrival time                                                                                                                18.031

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[19].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.031
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.055


#Path 12
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n1121_.in[3] (.names)                                                                                     0.337    17.270
$abc$2660$new_n1121_.out[0] (.names)                                                                                    0.235    17.505
$0\u_var[31:0][21].in[5] (.names)                                                                                       0.100    17.605
$0\u_var[31:0][21].out[0] (.names)                                                                                      0.261    17.866
u_var[21].D[0] (.latch)                                                                                                 0.000    17.866
data arrival time                                                                                                                17.866

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[21].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.866
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.890


#Path 13
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n769_.in[1] (.names)                                                                                      0.264    16.836
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.235    17.071
$0\u_var[31:0][18].in[3] (.names)                                                                                       0.336    17.407
$0\u_var[31:0][18].out[0] (.names)                                                                                      0.235    17.642
u_var[18].D[0] (.latch)                                                                                                 0.000    17.642
data arrival time                                                                                                                17.642

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[18].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.642
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.665


#Path 14
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.100    16.311
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    16.572
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    16.672
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    16.933
$abc$2660$new_n780_.in[1] (.names)                                                                                      0.100    17.033
$abc$2660$new_n780_.out[0] (.names)                                                                                     0.235    17.268
$0\u_var[31:0][20].in[4] (.names)                                                                                       0.100    17.368
$0\u_var[31:0][20].out[0] (.names)                                                                                      0.261    17.629
u_var[20].D[0] (.latch)                                                                                                 0.000    17.629
data arrival time                                                                                                                17.629

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[20].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.629
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.652


#Path 15
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n755_.in[2] (.names)                                                                                      0.264    16.475
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.235    16.710
$abc$2660$new_n762_.in[1] (.names)                                                                                      0.100    16.810
$abc$2660$new_n762_.out[0] (.names)                                                                                     0.235    17.045
$0\u_var[31:0][17].in[3] (.names)                                                                                       0.329    17.374
$0\u_var[31:0][17].out[0] (.names)                                                                                      0.235    17.609
u_var[17].D[0] (.latch)                                                                                                 0.000    17.609
data arrival time                                                                                                                17.609

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[17].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.609
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.632


#Path 16
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n749_.in[2] (.names)                                                                                      0.264    16.475
$abc$2660$new_n749_.out[0] (.names)                                                                                     0.235    16.710
$0\u_var[31:0][15].in[4] (.names)                                                                                       0.328    17.038
$0\u_var[31:0][15].out[0] (.names)                                                                                      0.261    17.299
u_var[15].D[0] (.latch)                                                                                                 0.000    17.299
data arrival time                                                                                                                17.299

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[15].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.299
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.322


#Path 17
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.338    14.612
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.407    15.281
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    15.542
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.408    15.950
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.211
$abc$2660$new_n755_.in[2] (.names)                                                                                      0.264    16.475
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.235    16.710
$0\u_var[31:0][16].in[3] (.names)                                                                                       0.266    16.976
$0\u_var[31:0][16].out[0] (.names)                                                                                      0.235    17.211
u_var[16].D[0] (.latch)                                                                                                 0.000    17.211
data arrival time                                                                                                                17.211

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[16].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.211
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.234


#Path 18
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n741_.in[3] (.names)                                                                                      0.338    14.612
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n740_.in[2] (.names)                                                                                      0.266    15.139
$abc$2660$new_n740_.out[0] (.names)                                                                                     0.235    15.374
$abc$2660$new_n737_.in[0] (.names)                                                                                      0.473    15.847
$abc$2660$new_n737_.out[0] (.names)                                                                                     0.235    16.082
$0\u_var[31:0][13].in[4] (.names)                                                                                       0.478    16.560
$0\u_var[31:0][13].out[0] (.names)                                                                                      0.261    16.821
u_var[13].D[0] (.latch)                                                                                                 0.000    16.821
data arrival time                                                                                                                16.821

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[13].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.821
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.844


#Path 19
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.100    14.013
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.274
$abc$2660$new_n741_.in[3] (.names)                                                                                      0.338    14.612
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    14.873
$abc$2660$new_n740_.in[2] (.names)                                                                                      0.266    15.139
$abc$2660$new_n740_.out[0] (.names)                                                                                     0.235    15.374
$abc$2660$new_n745_.in[1] (.names)                                                                                      0.473    15.847
$abc$2660$new_n745_.out[0] (.names)                                                                                     0.235    16.082
$0\u_var[31:0][14].in[4] (.names)                                                                                       0.411    16.493
$0\u_var[31:0][14].out[0] (.names)                                                                                      0.261    16.754
u_var[14].D[0] (.latch)                                                                                                 0.000    16.754
data arrival time                                                                                                                16.754

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[14].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.754
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.778


#Path 20
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.264    14.223
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.235    14.458
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.266    14.724
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    14.959
$abc$2660$new_n725_.in[2] (.names)                                                                                      0.266    15.225
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.235    15.460
$abc$2660$new_n731_.in[1] (.names)                                                                                      0.100    15.560
$abc$2660$new_n731_.out[0] (.names)                                                                                     0.235    15.795
$0\u_var[31:0][12].in[3] (.names)                                                                                       0.395    16.190
$0\u_var[31:0][12].out[0] (.names)                                                                                      0.235    16.425
u_var[12].D[0] (.latch)                                                                                                 0.000    16.425
data arrival time                                                                                                                16.425

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[12].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.425
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.448


#Path 21
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.264    14.223
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.235    14.458
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.266    14.724
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    14.959
$abc$2660$new_n725_.in[2] (.names)                                                                                      0.266    15.225
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.235    15.460
$abc$2660$new_n724_.in[3] (.names)                                                                                      0.100    15.560
$abc$2660$new_n724_.out[0] (.names)                                                                                     0.261    15.821
$0\u_var[31:0][11].in[1] (.names)                                                                                       0.338    16.159
$0\u_var[31:0][11].out[0] (.names)                                                                                      0.235    16.394
u_var[11].D[0] (.latch)                                                                                                 0.000    16.394
data arrival time                                                                                                                16.394

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[11].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.394
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.417


#Path 22
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.264    14.223
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.235    14.458
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.266    14.724
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.235    14.959
$abc$2660$new_n719_.in[2] (.names)                                                                                      0.100    15.059
$abc$2660$new_n719_.out[0] (.names)                                                                                     0.235    15.294
$0\u_var[31:0][10].in[4] (.names)                                                                                       0.100    15.394
$0\u_var[31:0][10].out[0] (.names)                                                                                      0.261    15.655
u_var[10].D[0] (.latch)                                                                                                 0.000    15.655
data arrival time                                                                                                                15.655

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[10].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.655
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.679


#Path 23
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.100    13.060
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.321
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.332    13.652
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    13.913
$abc$2660$new_n711_.in[2] (.names)                                                                                      0.100    14.013
$abc$2660$new_n711_.out[0] (.names)                                                                                     0.235    14.248
$abc$2660$new_n709_.in[2] (.names)                                                                                      0.330    14.578
$abc$2660$new_n709_.out[0] (.names)                                                                                     0.261    14.839
$0\u_var[31:0][8].in[1] (.names)                                                                                        0.266    15.105
$0\u_var[31:0][8].out[0] (.names)                                                                                       0.235    15.340
u_var[8].D[0] (.latch)                                                                                                  0.000    15.340
data arrival time                                                                                                                15.340

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.340
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.363


#Path 24
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.264    14.223
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.235    14.458
$abc$2660$new_n715_.in[4] (.names)                                                                                      0.266    14.724
$abc$2660$new_n715_.out[0] (.names)                                                                                     0.235    14.959
$0\u_var[31:0][9].in[4] (.names)                                                                                        0.100    15.059
$0\u_var[31:0][9].out[0] (.names)                                                                                       0.261    15.320
u_var[9].D[0] (.latch)                                                                                                  0.000    15.320
data arrival time                                                                                                                15.320

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[9].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.320
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.344


#Path 25
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n706_.in[4] (.names)                                                                                      0.264    14.223
$abc$2660$new_n706_.out[0] (.names)                                                                                     0.235    14.458
$0\u_var[31:0][7].in[4] (.names)                                                                                        0.334    14.792
$0\u_var[31:0][7].out[0] (.names)                                                                                       0.261    15.053
u_var[7].D[0] (.latch)                                                                                                  0.000    15.053
data arrival time                                                                                                                15.053

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[7].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.053
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.077


#Path 26
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.724
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.235    13.959
$abc$2660$new_n700_.in[2] (.names)                                                                                      0.264    14.223
$abc$2660$new_n700_.out[0] (.names)                                                                                     0.235    14.458
$0\u_var[31:0][6].in[4] (.names)                                                                                        0.333    14.792
$0\u_var[31:0][6].out[0] (.names)                                                                                       0.261    15.053
u_var[6].D[0] (.latch)                                                                                                  0.000    15.053
data arrival time                                                                                                                15.053

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[6].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.053
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.076


#Path 27
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n696_.in[4] (.names)                                                                                      0.266    13.890
$abc$2660$new_n696_.out[0] (.names)                                                                                     0.235    14.125
$0\u_var[31:0][5].in[4] (.names)                                                                                        0.264    14.389
$0\u_var[31:0][5].out[0] (.names)                                                                                       0.261    14.650
u_var[5].D[0] (.latch)                                                                                                  0.000    14.650
data arrival time                                                                                                                14.650

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[5].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.650
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.674


#Path 28
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[69] (mult_36)                       1.523    10.453
$abc$2660$new_n689_.in[2] (.names)                                                                                      2.246    12.699
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    12.960
$abc$2660$new_n688_.in[2] (.names)                                                                                      0.332    13.291
$abc$2660$new_n688_.out[0] (.names)                                                                                     0.235    13.526
$abc$2660$new_n686_.in[1] (.names)                                                                                      0.100    13.626
$abc$2660$new_n686_.out[0] (.names)                                                                                     0.235    13.861
$0\u_var[31:0][3].in[3] (.names)                                                                                        0.258    14.120
$0\u_var[31:0][3].out[0] (.names)                                                                                       0.261    14.381
u_var[3].D[0] (.latch)                                                                                                  0.000    14.381
data arrival time                                                                                                                14.381

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[3].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.381
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.404


#Path 29
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.332    13.363
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.624
$abc$2660$new_n692_.in[2] (.names)                                                                                      0.100    13.724
$abc$2660$new_n692_.out[0] (.names)                                                                                     0.235    13.959
$0\u_var[31:0][4].in[4] (.names)                                                                                        0.100    14.059
$0\u_var[31:0][4].out[0] (.names)                                                                                       0.261    14.320
u_var[4].D[0] (.latch)                                                                                                  0.000    14.320
data arrival time                                                                                                                14.320

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[4].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.320
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.344


#Path 30
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n683_.in[2] (.names)                                                                                      2.318    12.771
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.032
$abc$2660$new_n681_.in[1] (.names)                                                                                      0.100    13.132
$abc$2660$new_n681_.out[0] (.names)                                                                                     0.235    13.367
$0\u_var[31:0][2].in[4] (.names)                                                                                        0.100    13.467
$0\u_var[31:0][2].out[0] (.names)                                                                                       0.261    13.728
u_var[2].D[0] (.latch)                                                                                                  0.000    13.728
data arrival time                                                                                                                13.728

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[2].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.728
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.751


#Path 31
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.453
$abc$2660$new_n679_.in[1] (.names)                                                                                      2.318    12.771
$abc$2660$new_n679_.out[0] (.names)                                                                                     0.261    13.032
$0\u_var[31:0][1].in[4] (.names)                                                                                        0.100    13.132
$0\u_var[31:0][1].out[0] (.names)                                                                                       0.261    13.393
u_var[1].D[0] (.latch)                                                                                                  0.000    13.393
data arrival time                                                                                                                13.393

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.393
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.416


#Path 32
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : u_var[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[34] (mult_36)                                                                                                 0.606     0.773
temp[0].Y[67] (mult_36)                                                                                                 1.523     2.296
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[31] (mult_36)                                                          2.630     4.926
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[45] (mult_36)                                                          1.523     6.449
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[9] (mult_36)                        2.481     8.930
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.453
$abc$2660$new_n677_.in[1] (.names)                                                                                      2.243    12.695
$abc$2660$new_n677_.out[0] (.names)                                                                                     0.235    12.930
$0\u_var[31:0][0].in[4] (.names)                                                                                        0.100    13.030
$0\u_var[31:0][0].out[0] (.names)                                                                                       0.261    13.291
u_var[0].D[0] (.latch)                                                                                                  0.000    13.291
data arrival time                                                                                                                13.291

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.291
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.315


#Path 33
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n924_.in[4] (.names)                               0.410     9.613
$abc$2660$new_n924_.out[0] (.names)                              0.235     9.848
$abc$2660$new_n932_.in[5] (.names)                               0.100     9.948
$abc$2660$new_n932_.out[0] (.names)                              0.261    10.209
$abc$2660$new_n936_.in[5] (.names)                               0.550    10.759
$abc$2660$new_n936_.out[0] (.names)                              0.261    11.020
$0\y_var[31:0][31].in[3] (.names)                                0.100    11.120
$0\y_var[31:0][31].out[0] (.names)                               0.235    11.355
y_var[31].D[0] (.latch)                                          0.000    11.355
data arrival time                                                         11.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.379


#Path 34
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n924_.in[4] (.names)                               0.410     9.613
$abc$2660$new_n924_.out[0] (.names)                              0.235     9.848
$abc$2660$new_n932_.in[5] (.names)                               0.100     9.948
$abc$2660$new_n932_.out[0] (.names)                              0.261    10.209
$abc$2660$new_n931_.in[4] (.names)                               0.100    10.309
$abc$2660$new_n931_.out[0] (.names)                              0.235    10.544
$0\y_var[31:0][30].in[1] (.names)                                0.271    10.815
$0\y_var[31:0][30].out[0] (.names)                               0.261    11.076
y_var[30].D[0] (.latch)                                          0.000    11.076
data arrival time                                                         11.076

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.099


#Path 35
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n924_.in[4] (.names)                               0.410     9.613
$abc$2660$new_n924_.out[0] (.names)                              0.235     9.848
$abc$2660$new_n926_.in[4] (.names)                               0.100     9.948
$abc$2660$new_n926_.out[0] (.names)                              0.235    10.183
$abc$2660$new_n928_.in[3] (.names)                               0.100    10.283
$abc$2660$new_n928_.out[0] (.names)                              0.261    10.544
$0\y_var[31:0][29].in[1] (.names)                                0.100    10.644
$0\y_var[31:0][29].out[0] (.names)                               0.261    10.905
y_var[29].D[0] (.latch)                                          0.000    10.905
data arrival time                                                         10.905

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.905
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.929


#Path 36
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n924_.in[4] (.names)                               0.410     9.613
$abc$2660$new_n924_.out[0] (.names)                              0.235     9.848
$abc$2660$new_n926_.in[4] (.names)                               0.100     9.948
$abc$2660$new_n926_.out[0] (.names)                              0.235    10.183
$0\y_var[31:0][28].in[4] (.names)                                0.100    10.283
$0\y_var[31:0][28].out[0] (.names)                               0.261    10.544
y_var[28].D[0] (.latch)                                          0.000    10.544
data arrival time                                                         10.544

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.568


#Path 37
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n924_.in[4] (.names)                               0.410     9.613
$abc$2660$new_n924_.out[0] (.names)                              0.235     9.848
$abc$2660$new_n923_.in[2] (.names)                               0.100     9.948
$abc$2660$new_n923_.out[0] (.names)                              0.235    10.183
$0\y_var[31:0][27].in[4] (.names)                                0.100    10.283
$0\y_var[31:0][27].out[0] (.names)                               0.261    10.544
y_var[27].D[0] (.latch)                                          0.000    10.544
data arrival time                                                         10.544

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.568


#Path 38
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n917_.in[2] (.names)                               0.100     9.303
$abc$2660$new_n917_.out[0] (.names)                              0.235     9.538
$0\y_var[31:0][25].in[4] (.names)                                0.458     9.996
$0\y_var[31:0][25].out[0] (.names)                               0.261    10.257
y_var[25].D[0] (.latch)                                          0.000    10.257
data arrival time                                                         10.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.281


#Path 39
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n918_.in[0] (.names)                               0.100     8.942
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.203
$abc$2660$new_n920_.in[2] (.names)                               0.410     9.613
$abc$2660$new_n920_.out[0] (.names)                              0.235     9.848
$0\y_var[31:0][26].in[4] (.names)                                0.100     9.948
$0\y_var[31:0][26].out[0] (.names)                               0.261    10.209
y_var[26].D[0] (.latch)                                          0.000    10.209
data arrival time                                                         10.209

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.209
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.233


#Path 40
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n910_.in[1] (.names)                               0.100     8.942
$abc$2660$new_n910_.out[0] (.names)                              0.235     9.177
$abc$2660$new_n909_.in[3] (.names)                               0.266     9.443
$abc$2660$new_n909_.out[0] (.names)                              0.261     9.704
$0\y_var[31:0][23].in[1] (.names)                                0.266     9.970
$0\y_var[31:0][23].out[0] (.names)                               0.235    10.205
y_var[23].D[0] (.latch)                                          0.000    10.205
data arrival time                                                         10.205

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.228


#Path 41
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n911_.in[5] (.names)                               0.332     8.581
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.842
$abc$2660$new_n910_.in[1] (.names)                               0.100     8.942
$abc$2660$new_n910_.out[0] (.names)                              0.235     9.177
$abc$2660$new_n915_.in[4] (.names)                               0.266     9.443
$abc$2660$new_n915_.out[0] (.names)                              0.235     9.678
$0\y_var[31:0][24].in[4] (.names)                                0.264     9.942
$0\y_var[31:0][24].out[0] (.names)                               0.261    10.203
y_var[24].D[0] (.latch)                                          0.000    10.203
data arrival time                                                         10.203

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.203
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.227


#Path 42
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n899_.in[1] (.names)                               0.410     8.298
$abc$2660$new_n899_.out[0] (.names)                              0.235     8.533
$abc$2660$new_n898_.in[3] (.names)                               0.408     8.941
$abc$2660$new_n898_.out[0] (.names)                              0.261     9.202
$0\y_var[31:0][19].in[1] (.names)                                0.330     9.532
$0\y_var[31:0][19].out[0] (.names)                               0.235     9.767
y_var[19].D[0] (.latch)                                          0.000     9.767
data arrival time                                                          9.767

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.791


#Path 43
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n904_.in[2] (.names)                               0.100     8.350
$abc$2660$new_n904_.out[0] (.names)                              0.235     8.585
$abc$2660$new_n907_.in[4] (.names)                               0.100     8.685
$abc$2660$new_n907_.out[0] (.names)                              0.235     8.920
$0\y_var[31:0][22].in[4] (.names)                                0.100     9.020
$0\y_var[31:0][22].out[0] (.names)                               0.261     9.281
y_var[22].D[0] (.latch)                                          0.000     9.281
data arrival time                                                          9.281

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.281
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.304


#Path 44
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n893_.in[4] (.names)                               0.410     8.298
$abc$2660$new_n893_.out[0] (.names)                              0.235     8.533
$0\y_var[31:0][18].in[1] (.names)                                0.467     9.000
$0\y_var[31:0][18].out[0] (.names)                               0.261     9.261
y_var[18].D[0] (.latch)                                          0.000     9.261
data arrival time                                                          9.261

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.261
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.285


#Path 45
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n904_.in[2] (.names)                               0.100     8.350
$abc$2660$new_n904_.out[0] (.names)                              0.235     8.585
$0\y_var[31:0][21].in[4] (.names)                                0.332     8.916
$0\y_var[31:0][21].out[0] (.names)                               0.261     9.177
y_var[21].D[0] (.latch)                                          0.000     9.177
data arrival time                                                          9.177

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.177
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.201


#Path 46
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n891_.in[4] (.names)                               0.332     7.859
$abc$2660$new_n891_.out[0] (.names)                              0.235     8.094
$abc$2660$new_n890_.in[3] (.names)                               0.474     8.568
$abc$2660$new_n890_.out[0] (.names)                              0.261     8.829
$0\y_var[31:0][17].in[1] (.names)                                0.100     8.929
$0\y_var[31:0][17].out[0] (.names)                               0.235     9.164
y_var[17].D[0] (.latch)                                          0.000     9.164
data arrival time                                                          9.164

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.164
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.188


#Path 47
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n894_.in[5] (.names)                               0.100     7.628
$abc$2660$new_n894_.out[0] (.names)                              0.261     7.889
$abc$2660$new_n902_.in[3] (.names)                               0.100     7.989
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.250
$abc$2660$new_n901_.in[2] (.names)                               0.100     8.350
$abc$2660$new_n901_.out[0] (.names)                              0.235     8.585
$0\y_var[31:0][20].in[4] (.names)                                0.100     8.685
$0\y_var[31:0][20].out[0] (.names)                               0.261     8.946
y_var[20].D[0] (.latch)                                          0.000     8.946
data arrival time                                                          8.946

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.969


#Path 48
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n888_.in[4] (.names)                               0.332     7.859
$abc$2660$new_n888_.out[0] (.names)                              0.235     8.094
$0\y_var[31:0][16].in[4] (.names)                                0.332     8.426
$0\y_var[31:0][16].out[0] (.names)                               0.261     8.687
y_var[16].D[0] (.latch)                                          0.000     8.687
data arrival time                                                          8.687

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.710


#Path 49
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n886_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n886_.out[0] (.names)                              0.235     7.528
$abc$2660$new_n885_.in[3] (.names)                               0.332     7.859
$abc$2660$new_n885_.out[0] (.names)                              0.261     8.120
$0\y_var[31:0][15].in[1] (.names)                                0.332     8.452
$0\y_var[31:0][15].out[0] (.names)                               0.235     8.687
y_var[15].D[0] (.latch)                                          0.000     8.687
data arrival time                                                          8.687

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.687
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.710


#Path 50
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$abc$2660$new_n883_.in[4] (.names)                               0.339     7.293
$abc$2660$new_n883_.out[0] (.names)                              0.235     7.528
$0\y_var[31:0][14].in[4] (.names)                                0.403     7.931
$0\y_var[31:0][14].out[0] (.names)                               0.261     8.192
y_var[14].D[0] (.latch)                                          0.000     8.192
data arrival time                                                          8.192

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.192
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.215


#Path 51
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1011_.in[4] (.names)                              0.100     5.732
$abc$2660$new_n1011_.out[0] (.names)                             0.235     5.967
$abc$2660$new_n1016_.in[4] (.names)                              0.335     6.302
$abc$2660$new_n1016_.out[0] (.names)                             0.235     6.537
$abc$2660$new_n1021_.in[4] (.names)                              0.100     6.637
$abc$2660$new_n1021_.out[0] (.names)                             0.235     6.872
$0\x_var[31:0][31].in[3] (.names)                                0.412     7.285
$0\x_var[31:0][31].out[0] (.names)                               0.261     7.546
x_var[31].D[0] (.latch)                                          0.000     7.546
data arrival time                                                          7.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.569


#Path 52
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n878_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n878_.out[0] (.names)                              0.235     6.954
$0\y_var[31:0][12].in[4] (.names)                                0.100     7.054
$0\y_var[31:0][12].out[0] (.names)                               0.261     7.315
y_var[12].D[0] (.latch)                                          0.000     7.315
data arrival time                                                          7.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.338


#Path 53
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n881_.in[4] (.names)                               0.411     6.719
$abc$2660$new_n881_.out[0] (.names)                              0.235     6.954
$0\y_var[31:0][13].in[4] (.names)                                0.100     7.054
$0\y_var[31:0][13].out[0] (.names)                               0.261     7.315
y_var[13].D[0] (.latch)                                          0.000     7.315
data arrival time                                                          7.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.338


#Path 54
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.072
$abc$2660$new_n876_.out[0] (.names)                              0.235     6.307
$abc$2660$new_n875_.in[3] (.names)                               0.411     6.719
$abc$2660$new_n875_.out[0] (.names)                              0.261     6.980
$0\y_var[31:0][11].in[1] (.names)                                0.100     7.080
$0\y_var[31:0][11].out[0] (.names)                               0.235     7.315
y_var[11].D[0] (.latch)                                          0.000     7.315
data arrival time                                                          7.315

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.315
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.338


#Path 55
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1011_.in[4] (.names)                              0.100     5.732
$abc$2660$new_n1011_.out[0] (.names)                             0.235     5.967
$abc$2660$new_n1016_.in[4] (.names)                              0.335     6.302
$abc$2660$new_n1016_.out[0] (.names)                             0.235     6.537
$abc$2660$new_n1019_.in[5] (.names)                              0.100     6.637
$abc$2660$new_n1019_.out[0] (.names)                             0.261     6.898
$0\x_var[31:0][30].in[1] (.names)                                0.100     6.998
$0\x_var[31:0][30].out[0] (.names)                               0.261     7.259
x_var[30].D[0] (.latch)                                          0.000     7.259
data arrival time                                                          7.259

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.259
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.283


#Path 56
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n873_.in[4] (.names)                               0.333     6.305
$abc$2660$new_n873_.out[0] (.names)                              0.235     6.540
$0\y_var[31:0][10].in[4] (.names)                                0.100     6.640
$0\y_var[31:0][10].out[0] (.names)                               0.261     6.901
y_var[10].D[0] (.latch)                                          0.000     6.901
data arrival time                                                          6.901

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.901
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.925


#Path 57
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1011_.in[4] (.names)                              0.100     5.732
$abc$2660$new_n1011_.out[0] (.names)                             0.235     5.967
$abc$2660$new_n1014_.in[4] (.names)                              0.335     6.302
$abc$2660$new_n1014_.out[0] (.names)                             0.235     6.537
$0\x_var[31:0][28].in[4] (.names)                                0.100     6.637
$0\x_var[31:0][28].out[0] (.names)                               0.261     6.898
x_var[28].D[0] (.latch)                                          0.000     6.898
data arrival time                                                          6.898

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.898
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.922


#Path 58
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1011_.in[4] (.names)                              0.100     5.732
$abc$2660$new_n1011_.out[0] (.names)                             0.235     5.967
$abc$2660$new_n1016_.in[4] (.names)                              0.335     6.302
$abc$2660$new_n1016_.out[0] (.names)                             0.235     6.537
$0\x_var[31:0][29].in[4] (.names)                                0.100     6.637
$0\x_var[31:0][29].out[0] (.names)                               0.261     6.898
x_var[29].D[0] (.latch)                                          0.000     6.898
data arrival time                                                          6.898

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.898
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.922


#Path 59
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.737
$abc$2660$new_n871_.out[0] (.names)                              0.235     5.972
$abc$2660$new_n870_.in[2] (.names)                               0.100     6.072
$abc$2660$new_n870_.out[0] (.names)                              0.235     6.307
$0\y_var[31:0][9].in[4] (.names)                                 0.261     6.568
$0\y_var[31:0][9].out[0] (.names)                                0.261     6.829
y_var[9].D[0] (.latch)                                           0.000     6.829
data arrival time                                                          6.829

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.829
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.853


#Path 60
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n868_.in[4] (.names)                               0.258     5.896
$abc$2660$new_n868_.out[0] (.names)                              0.235     6.131
$0\y_var[31:0][8].in[4] (.names)                                 0.258     6.389
$0\y_var[31:0][8].out[0] (.names)                                0.261     6.650
y_var[8].D[0] (.latch)                                           0.000     6.650
data arrival time                                                          6.650

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.650
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.674


#Path 61
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n998_.in[1] (.names)                               0.403     5.444
$abc$2660$new_n998_.out[0] (.names)                              0.235     5.679
$abc$2660$new_n1003_.in[4] (.names)                              0.100     5.779
$abc$2660$new_n1003_.out[0] (.names)                             0.235     6.014
$0\x_var[31:0][24].in[4] (.names)                                0.338     6.353
$0\x_var[31:0][24].out[0] (.names)                               0.261     6.614
x_var[24].D[0] (.latch)                                          0.000     6.614
data arrival time                                                          6.614

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.614
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.637


#Path 62
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n998_.in[1] (.names)                               0.403     5.444
$abc$2660$new_n998_.out[0] (.names)                              0.235     5.679
$abc$2660$new_n997_.in[3] (.names)                               0.100     5.779
$abc$2660$new_n997_.out[0] (.names)                              0.261     6.040
$0\x_var[31:0][23].in[1] (.names)                                0.327     6.368
$0\x_var[31:0][23].out[0] (.names)                               0.235     6.603
x_var[23].D[0] (.latch)                                          0.000     6.603
data arrival time                                                          6.603

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.603
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.626


#Path 63
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1011_.in[4] (.names)                              0.100     5.732
$abc$2660$new_n1011_.out[0] (.names)                             0.235     5.967
$0\x_var[31:0][27].in[4] (.names)                                0.335     6.302
$0\x_var[31:0][27].out[0] (.names)                               0.261     6.563
x_var[27].D[0] (.latch)                                          0.000     6.563
data arrival time                                                          6.563

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.587


#Path 64
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n863_.in[5] (.names)                               0.332     5.634
$abc$2660$new_n863_.out[0] (.names)                              0.261     5.895
$0\y_var[31:0][6].in[1] (.names)                                 0.330     6.225
$0\y_var[31:0][6].out[0] (.names)                                0.261     6.486
y_var[6].D[0] (.latch)                                           0.000     6.486
data arrival time                                                          6.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.509


#Path 65
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.402
$abc$2660$new_n866_.out[0] (.names)                              0.235     5.637
$abc$2660$new_n865_.in[2] (.names)                               0.100     5.737
$abc$2660$new_n865_.out[0] (.names)                              0.235     5.972
$0\y_var[31:0][7].in[4] (.names)                                 0.100     6.072
$0\y_var[31:0][7].out[0] (.names)                                0.261     6.333
y_var[7].D[0] (.latch)                                           0.000     6.333
data arrival time                                                          6.333

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.333
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.357


#Path 66
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1005_.in[2] (.names)                              0.100     5.732
$abc$2660$new_n1005_.out[0] (.names)                             0.235     5.967
$0\x_var[31:0][25].in[4] (.names)                                0.100     6.067
$0\x_var[31:0][25].out[0] (.names)                               0.261     6.328
x_var[25].D[0] (.latch)                                          0.000     6.328
data arrival time                                                          6.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 67
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n990_.in[3] (.names)                               0.100     4.419
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.680
$abc$2660$new_n999_.in[5] (.names)                               0.100     4.780
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.041
$abc$2660$new_n1006_.in[0] (.names)                              0.330     5.371
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.632
$abc$2660$new_n1008_.in[2] (.names)                              0.100     5.732
$abc$2660$new_n1008_.out[0] (.names)                             0.235     5.967
$0\x_var[31:0][26].in[4] (.names)                                0.100     6.067
$0\x_var[31:0][26].out[0] (.names)                               0.261     6.328
x_var[26].D[0] (.latch)                                          0.000     6.328
data arrival time                                                          6.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 68
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Xoutport[31:0][0].in[0] (.names)                              0.695     5.801
$0\Xoutport[31:0][0].out[0] (.names)                             0.235     6.036
Xoutport[0].D[0] (.latch)                                        0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[0].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 69
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Xoutport[31:0][1].in[0] (.names)                              0.695     5.801
$0\Xoutport[31:0][1].out[0] (.names)                             0.235     6.036
Xoutport[1].D[0] (.latch)                                        0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[1].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 70
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Xoutport[31:0][2].in[0] (.names)                              0.695     5.801
$0\Xoutport[31:0][2].out[0] (.names)                             0.235     6.036
Xoutport[2].D[0] (.latch)                                        0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[2].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 71
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][28].in[0] (.names)                             0.695     5.801
$0\Youtport[31:0][28].out[0] (.names)                            0.235     6.036
Youtport[28].D[0] (.latch)                                       0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[28].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 72
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Xoutport[31:0][3].in[0] (.names)                              0.695     5.801
$0\Xoutport[31:0][3].out[0] (.names)                             0.235     6.036
Xoutport[3].D[0] (.latch)                                        0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[3].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 73
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Xoutport[31:0][4].in[0] (.names)                              0.695     5.801
$0\Xoutport[31:0][4].out[0] (.names)                             0.235     6.036
Xoutport[4].D[0] (.latch)                                        0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[4].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 74
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][28].in[0] (.names)                             0.695     5.801
$0\Uoutport[31:0][28].out[0] (.names)                            0.235     6.036
Uoutport[28].D[0] (.latch)                                       0.000     6.036
data arrival time                                                          6.036

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[28].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.036
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 75
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][23].in[0] (.names)                             0.694     5.800
$0\Uoutport[31:0][23].out[0] (.names)                            0.235     6.035
Uoutport[23].D[0] (.latch)                                       0.000     6.035
data arrival time                                                          6.035

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[23].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 76
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][24].in[0] (.names)                             0.694     5.800
$0\Uoutport[31:0][24].out[0] (.names)                            0.235     6.035
Uoutport[24].D[0] (.latch)                                       0.000     6.035
data arrival time                                                          6.035

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[24].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 77
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][25].in[0] (.names)                             0.694     5.800
$0\Uoutport[31:0][25].out[0] (.names)                            0.235     6.035
Uoutport[25].D[0] (.latch)                                       0.000     6.035
data arrival time                                                          6.035

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[25].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 78
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][10].in[0] (.names)                             0.694     5.800
$0\Uoutport[31:0][10].out[0] (.names)                            0.235     6.035
Uoutport[10].D[0] (.latch)                                       0.000     6.035
data arrival time                                                          6.035

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[10].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.035
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.059


#Path 79
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : x_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n687_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n687_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n951_.in[0] (.names)                               0.408     5.179
$abc$2660$new_n951_.out[0] (.names)                              0.261     5.440
$0\x_var[31:0][6].in[1] (.names)                                 0.329     5.769
$0\x_var[31:0][6].out[0] (.names)                                0.261     6.030
x_var[6].D[0] (.latch)                                           0.000     6.030
data arrival time                                                          6.030

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.030
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.053


#Path 80
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][14].in[0] (.names)                             0.687     5.793
$0\Uoutport[31:0][14].out[0] (.names)                            0.235     6.028
Uoutport[14].D[0] (.latch)                                       0.000     6.028
data arrival time                                                          6.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[14].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.051


#Path 81
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][4].in[0] (.names)                              0.687     5.793
$0\Uoutport[31:0][4].out[0] (.names)                             0.235     6.028
Uoutport[4].D[0] (.latch)                                        0.000     6.028
data arrival time                                                          6.028

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[4].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.028
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.051


#Path 82
Startpoint: u_var[1].Q[0] (.latch clocked by clk)
Endpoint  : y_var[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[1].clk[0] (.latch)                                         0.042     0.042
u_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[34] (mult_36)                                          0.606     0.773
temp[0].Y[71] (mult_36)                                          1.523     2.296
$abc$2660$new_n856_.in[1] (.names)                               2.245     4.541
$abc$2660$new_n856_.out[0] (.names)                              0.261     4.802
$abc$2660$new_n861_.in[4] (.names)                               0.266     5.067
$abc$2660$new_n861_.out[0] (.names)                              0.235     5.302
$abc$2660$new_n860_.in[2] (.names)                               0.100     5.402
$abc$2660$new_n860_.out[0] (.names)                              0.235     5.637
$0\y_var[31:0][5].in[4] (.names)                                 0.100     5.737
$0\y_var[31:0][5].out[0] (.names)                                0.261     5.998
y_var[5].D[0] (.latch)                                           0.000     5.998
data arrival time                                                          5.998

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.022


#Path 83
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.815     0.815
$abc$2660$new_n944_.out[0] (.names)                              0.261     1.076
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.176
$abc$2660$new_n949_.out[0] (.names)                              0.235     1.411
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.511
$abc$2660$new_n954_.out[0] (.names)                              0.235     1.746
$abc$2660$new_n959_.in[4] (.names)                               0.533     2.279
$abc$2660$new_n959_.out[0] (.names)                              0.235     2.514
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.614
$abc$2660$new_n964_.out[0] (.names)                              0.235     2.849
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.949
$abc$2660$new_n969_.out[0] (.names)                              0.235     3.184
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.284
$abc$2660$new_n974_.out[0] (.names)                              0.235     3.519
$abc$2660$new_n982_.in[5] (.names)                               0.539     4.058
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.319
$abc$2660$new_n987_.in[1] (.names)                               0.266     4.585
$abc$2660$new_n987_.out[0] (.names)                              0.235     4.820
$abc$2660$new_n986_.in[3] (.names)                               0.333     5.153
$abc$2660$new_n986_.out[0] (.names)                              0.261     5.414
$0\x_var[31:0][19].in[1] (.names)                                0.330     5.744
$0\x_var[31:0][19].out[0] (.names)                               0.235     5.979
x_var[19].D[0] (.latch)                                          0.000     5.979
data arrival time                                                          5.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.003


#Path 84
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][2].in[0] (.names)                              0.622     5.728
$0\Youtport[31:0][2].out[0] (.names)                             0.235     5.963
Youtport[2].D[0] (.latch)                                        0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[2].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 85
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][23].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][23].out[0] (.names)                            0.235     5.963
Youtport[23].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[23].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 86
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][22].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][22].out[0] (.names)                            0.235     5.963
Youtport[22].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[22].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 87
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][21].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][21].out[0] (.names)                            0.235     5.963
Youtport[21].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[21].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 88
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][26].in[0] (.names)                             0.622     5.728
$0\Uoutport[31:0][26].out[0] (.names)                            0.235     5.963
Uoutport[26].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[26].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 89
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][20].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][20].out[0] (.names)                            0.235     5.963
Youtport[20].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[20].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 90
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][0].in[0] (.names)                              0.622     5.728
$0\Youtport[31:0][0].out[0] (.names)                             0.235     5.963
Youtport[0].D[0] (.latch)                                        0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[0].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 91
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][1].in[0] (.names)                              0.622     5.728
$0\Youtport[31:0][1].out[0] (.names)                             0.235     5.963
Youtport[1].D[0] (.latch)                                        0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[1].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 92
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][3].in[0] (.names)                              0.622     5.728
$0\Youtport[31:0][3].out[0] (.names)                             0.235     5.963
Youtport[3].D[0] (.latch)                                        0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[3].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 93
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][19].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][19].out[0] (.names)                            0.235     5.963
Youtport[19].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[19].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 94
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][4].in[0] (.names)                              0.622     5.728
$0\Youtport[31:0][4].out[0] (.names)                             0.235     5.963
Youtport[4].D[0] (.latch)                                        0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[4].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 95
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Youtport[31:0][24].in[0] (.names)                             0.622     5.728
$0\Youtport[31:0][24].out[0] (.names)                            0.235     5.963
Youtport[24].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[24].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 96
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][13].in[0] (.names)                             0.622     5.728
$0\Uoutport[31:0][13].out[0] (.names)                            0.235     5.963
Uoutport[13].D[0] (.latch)                                       0.000     5.963
data arrival time                                                          5.963

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[13].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.963
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.986


#Path 97
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][19].in[0] (.names)                             0.621     5.727
$0\Uoutport[31:0][19].out[0] (.names)                            0.235     5.962
Uoutport[19].D[0] (.latch)                                       0.000     5.962
data arrival time                                                          5.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[19].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 98
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][30].in[0] (.names)                             0.621     5.727
$0\Uoutport[31:0][30].out[0] (.names)                            0.235     5.962
Uoutport[30].D[0] (.latch)                                       0.000     5.962
data arrival time                                                          5.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[30].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 99
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][20].in[0] (.names)                             0.621     5.727
$0\Uoutport[31:0][20].out[0] (.names)                            0.235     5.962
Uoutport[20].D[0] (.latch)                                       0.000     5.962
data arrival time                                                          5.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[20].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#Path 100
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.286     0.452
$abc$2660$new_n655_.out[0] (.names)                              0.235     0.687
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.787
$abc$2660$new_n654_.out[0] (.names)                              0.235     1.022
$abc$2660$new_n653_.in[4] (.names)                               0.100     1.122
$abc$2660$new_n653_.out[0] (.names)                              0.235     1.357
$abc$2660$new_n652_.in[2] (.names)                               0.544     1.902
$abc$2660$new_n652_.out[0] (.names)                              0.235     2.137
$abc$2660$new_n651_.in[0] (.names)                               0.100     2.237
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.498
$abc$2660$new_n650_.in[4] (.names)                               0.100     2.598
$abc$2660$new_n650_.out[0] (.names)                              0.235     2.833
$abc$2660$new_n649_.in[4] (.names)                               0.100     2.933
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.194
$abc$2660$new_n648_.in[1] (.names)                               0.410     3.603
$abc$2660$new_n648_.out[0] (.names)                              0.261     3.864
$abc$2660$new_n647_.in[0] (.names)                               0.100     3.964
$abc$2660$new_n647_.out[0] (.names)                              0.235     4.199
$abc$2660$new_n646_.in[1] (.names)                               0.337     4.536
$abc$2660$new_n646_.out[0] (.names)                              0.235     4.771
$abc$2660$new_n685_.in[0] (.names)                               0.100     4.871
$abc$2660$new_n685_.out[0] (.names)                              0.235     5.106
$0\Uoutport[31:0][1].in[0] (.names)                              0.621     5.727
$0\Uoutport[31:0][1].out[0] (.names)                             0.235     5.962
Uoutport[1].D[0] (.latch)                                        0.000     5.962
data arrival time                                                          5.962

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[1].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.985


#End of timing report
