{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606114846344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606114846351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 15:00:46 2020 " "Processing started: Mon Nov 23 15:00:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606114846351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114846351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sound_sample -c sound_sample " "Command: quartus_map --read_settings_files=on --write_settings_files=off sound_sample -c sound_sample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114846351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606114847018 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606114847018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Sin_Generator.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114859950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114859950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "I2S_Audio.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114859962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114859962 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(55) " "Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "I2C_Controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Controller.v" 55 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114859974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114859975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114859975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C_Audio_Config.v(74) " "Verilog HDL information at I2C_Audio_Config.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606114859986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114859987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114859987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/clkgen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114859998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114859998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk/audio_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860027 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break freq_ctrl.v(11) " "Verilog HDL Declaration warning at freq_ctrl.v(11): \"break\" is SystemVerilog-2005 keyword" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1606114860044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "freq_ctrl.v(46) " "Verilog HDL information at freq_ctrl.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606114860044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_ctrl " "Found entity 1: freq_ctrl" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860045 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "I2C_Audio_Config.v(46) " "Verilog HDL Instantiation warning at I2C_Audio_Config.v(46): instance has no name" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "I2C_Audio_Config.v(47) " "Verilog HDL Instantiation warning at I2C_Audio_Config.v(47): instance has no name" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860046 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "freq_ctrl.v(41) " "Verilog HDL Instantiation warning at freq_ctrl.v(41): instance has no name" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "freq_ctrl.v(42) " "Verilog HDL Instantiation warning at freq_ctrl.v(42): instance has no name" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "freq_ctrl.v(43) " "Verilog HDL Instantiation warning at freq_ctrl.v(43): instance has no name" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860048 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "freq_ctrl.v(44) " "Verilog HDL Instantiation warning at freq_ctrl.v(44): instance has no name" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1606114860049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sound_sample.v 1 1 " "Using design file sound_sample.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sound_sample " "Found entity 1: sound_sample" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606114860353 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sound_sample " "Elaborating entity \"sound_sample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606114860356 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[1..0\] sound_sample.v(22) " "Output port \"LEDR\[1..0\]\" at sound_sample.v(22) has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606114860374 "|sound_sample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk:u1\"" {  } { { "sound_sample.v" "u1" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "audio_clk.v" "audio_clk_inst" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "altera_pll_i" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860464 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1606114860482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114860483 ""}  } { { "audio_clk/audio_clk_0002.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606114860483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "sound_sample.v" "my_i2c_clk" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_ctrl freq_ctrl:i " "Elaborating entity \"freq_ctrl\" for hierarchy \"freq_ctrl:i\"" {  } { { "sound_sample.v" "i" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(56) " "Verilog HDL assignment warning at freq_ctrl.v(56): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(57) " "Verilog HDL assignment warning at freq_ctrl.v(57): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(58) " "Verilog HDL assignment warning at freq_ctrl.v(58): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(59) " "Verilog HDL assignment warning at freq_ctrl.v(59): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(60) " "Verilog HDL assignment warning at freq_ctrl.v(60): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(61) " "Verilog HDL assignment warning at freq_ctrl.v(61): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(62) " "Verilog HDL assignment warning at freq_ctrl.v(62): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(63) " "Verilog HDL assignment warning at freq_ctrl.v(63): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(69) " "Verilog HDL assignment warning at freq_ctrl.v(69): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(70) " "Verilog HDL assignment warning at freq_ctrl.v(70): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(71) " "Verilog HDL assignment warning at freq_ctrl.v(71): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(72) " "Verilog HDL assignment warning at freq_ctrl.v(72): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(73) " "Verilog HDL assignment warning at freq_ctrl.v(73): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(74) " "Verilog HDL assignment warning at freq_ctrl.v(74): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(75) " "Verilog HDL assignment warning at freq_ctrl.v(75): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 freq_ctrl.v(76) " "Verilog HDL assignment warning at freq_ctrl.v(76): truncated value with size 32 to match size of target (3)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count freq_ctrl.v(121) " "Verilog HDL Always Construct warning at freq_ctrl.v(121): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freq_ctrl.v(121) " "Verilog HDL assignment warning at freq_ctrl.v(121): truncated value with size 32 to match size of target (16)" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860519 "|sound_sample|freq_ctrl:i"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_keyboard.v(30) " "Verilog HDL information at ps2_keyboard.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_keyboard.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/ps2_keyboard.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606114860532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606114860533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard freq_ctrl:i\|ps2_keyboard:i " "Elaborating entity \"ps2_keyboard\" for hierarchy \"freq_ctrl:i\|ps2_keyboard:i\"" {  } { { "freq_ctrl.v" "i" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode_hex.v 1 1 " "Using design file decode_hex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "decode_hex.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/decode_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114860564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1606114860564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hex freq_ctrl:i\|decode_hex:comb_3 " "Elaborating entity \"decode_hex\" for hierarchy \"freq_ctrl:i\|decode_hex:comb_3\"" {  } { { "freq_ctrl.v" "comb_3" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "sound_sample.v" "myconfig" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860582 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "audio_reg I2C_Audio_Config.v(33) " "Verilog HDL warning at I2C_Audio_Config.v(33): initial value for variable audio_reg should be constant" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1606114860613 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "audio_cmd I2C_Audio_Config.v(33) " "Verilog HDL warning at I2C_Audio_Config.v(33): initial value for variable audio_cmd should be constant" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 33 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1606114860613 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg\[15..9\] 0 I2C_Audio_Config.v(28) " "Net \"audio_reg\[15..9\]\" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606114860613 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd\[15..9\] 0 I2C_Audio_Config.v(29) " "Net \"audio_cmd\[15..9\]\" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1606114860613 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860613 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[0\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[0\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[1\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[1\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860614 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[2\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[2\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[3\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[3\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[4\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[4\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860615 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[5\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[5\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[6\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[6\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860616 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[7\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[7\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[7\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[7\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_cmd\[8\]\[8\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_cmd\[8\]\[8\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[0\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[0\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860617 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[1\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[1\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[2\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[2\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[3\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[3\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860618 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[4\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[4\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[5\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[5\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[6\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[6\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[7\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[7\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[0\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[0\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[1\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[1\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860619 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[2\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[2\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860620 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[3\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[3\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860620 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[4\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[4\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860620 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[5\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[5\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860620 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "audio_reg\[8\]\[6\] I2C_Audio_Config.v(93) " "Inferred latch for \"audio_reg\[8\]\[6\]\" at I2C_Audio_Config.v(93)" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114860620 "|sound_sample|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "I2C_Audio_Config.v" "u0" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860638 "|sound_sample|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860638 "|sound_sample|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(89) " "Verilog HDL assignment warning at I2C_Controller.v(89): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606114860638 "|sound_sample|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "sound_sample.v" "myaudio" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sin_Generator:sin_wave\"" {  } { { "sound_sample.v" "sin_wave" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114860660 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable Sin_Generator.v(10) " "Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned" {  } { { "Sin_Generator.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/Sin_Generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1606114860675 "|sound_sample|Sin_Generator:sin_wave"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sin_Generator:sin_wave\|sintable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sin_Generator:sin_wave\|sintable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE sintable.mif " "Parameter INIT_FILE set to sintable.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606114861611 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606114861611 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606114861611 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "freq_ctrl:i\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"freq_ctrl:i\|Div0\"" {  } { { "freq_ctrl.v" "Div0" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114861612 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606114861612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Elaborated megafunction instantiation \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114861697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Instantiated megafunction \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sintable.mif " "Parameter \"INIT_FILE\" = \"sintable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606114861697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jta1 " "Found entity 1: altsyncram_jta1" {  } { { "db/altsyncram_jta1.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/db/altsyncram_jta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114861758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114861758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_ctrl:i\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"freq_ctrl:i\|lpm_divide:Div0\"" {  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114861823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_ctrl:i\|lpm_divide:Div0 " "Instantiated megafunction \"freq_ctrl:i\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114861823 ""}  } { { "freq_ctrl.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/freq_ctrl.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606114861823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114861878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114861878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114861908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114861908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606114861977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114861977 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606114862190 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 35 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606114862217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1606114862217 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1606114862217 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606114862217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606114862217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606114862217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606114862217 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 44 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1606114862217 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1606114862217 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 37 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1606114862222 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1606114862222 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[6\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[6\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[6\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[6\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[5\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[5\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[5\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[5\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[4\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[4\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[4\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[4\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[2\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[2\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[2\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[2\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[3\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[3\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[3\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[3\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[1\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[1\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[1\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[1\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[0\] I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[0\] " "Duplicate LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[4\]\[0\]\" merged with LATCH primitive \"I2C_Audio_Config:myconfig\|audio_cmd\[3\]\[0\]\"" {  } { { "I2C_Audio_Config.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/I2C_Audio_Config.v" 93 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606114862224 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606114862224 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114862831 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114862831 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1606114862831 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606114862831 "|sound_sample|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606114862831 "|sound_sample|LEDR[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606114862831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606114862944 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606114863447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.map.smsg " "Generated suppressed messages file D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114863542 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606114863784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606114863784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "sound_sample.v" "" { Text "D:/data/Homework/FPGA/Exp/Exp10/sound_sample/sound_sample.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606114864035 "|sound_sample|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606114864035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "806 " "Implemented 806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606114864040 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606114864040 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606114864040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "707 " "Implemented 707 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606114864040 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606114864040 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606114864040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606114864040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606114864107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 15:01:04 2020 " "Processing ended: Mon Nov 23 15:01:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606114864107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606114864107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606114864107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606114864107 ""}
