// Seed: 165111282
module module_0 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(posedge id_2) 1)
  else $display(id_2);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always begin
    id_5 <= 1;
    wait (1'b0) begin
      id_1 <= {1'b0 == 1{id_2}};
      id_1 = ~id_4;
      fork
        assert (id_4);
        id_9;
      join
      id_5 = id_4 !=? {1, id_6, id_7, id_9 - 1'd0};
      id_9 = #id_10 1;
      id_5 <= 1'b0;
      #(~|id_4);
    end
    if (id_4)
      assert (1 || id_3);
      else id_5 <= id_4;
    assume (1 != id_7);
  end
  wire id_11;
  module_0(
      id_11
  );
  wire id_12 = 1;
  generate
    assign id_12 = 1;
  endgenerate
endmodule
