INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 7/project/project.srcs/sources_1/new/Func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 7/project/project.srcs/sources_1/new/MUX_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 7/project/project.srcs/sim_1/new/Func_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Func_tb
