{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465311345911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_cyclone3 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"de0_cyclone3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465311345985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465311346112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465311346113 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465311346114 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|pll Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465311346552 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 1 1 -3 -192 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465311346552 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465311346552 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 40 248 160 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCTR " "Input \"CMV_LVDS_OUTCTR\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 40 248 160 "CMV_LVDS_OUTCTR" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH01 " "Input \"CMV_LVDS_OUTCH01\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll CMV_LVDS_OUTCH09 " "Input \"CMV_LVDS_OUTCH09\" that is fed by the compensated output clock of PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Quartus II" 0 -1 1465311346556 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1465311346556 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Implemented PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock 1 1 -90 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -90 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465311346573 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 5 -18 -2500 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of -18 degrees (-2500 ps) for cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 569 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1465311346573 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1465311346573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465311347624 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465311348187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465311348187 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1465311348187 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1465311348187 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9378 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465311348238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9380 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465311348238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9382 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465311348238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9384 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465311348238 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9386 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1465311348238 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1465311348238 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465311348275 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1465311348299 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "54 54 " "No exact pin location assignment(s) for 54 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CAS_N " "Pin DRAM_CAS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 568 744 144 "DRAM_CAS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CKE " "Pin DRAM_CKE not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 568 744 160 "DRAM_CKE" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CS_N " "Pin DRAM_CS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 160 568 744 176 "DRAM_CS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_LDQM " "Pin DRAM_LDQM not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 192 568 812 208 "DRAM_LDQM" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_UDQM " "Pin DRAM_UDQM not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 192 568 812 208 "DRAM_UDQM" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_0 " "Pin DRAM_BA_0 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_0 } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 112 568 795 128 "DRAM_BA_0" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_BA_1 " "Pin DRAM_BA_1 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_BA_1 } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 112 568 795 128 "DRAM_BA_1" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_RAS_N " "Pin DRAM_RAS_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 208 568 744 224 "DRAM_RAS_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_WE_N " "Pin DRAM_WE_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 568 744 240 "DRAM_WE_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_CLK " "Pin DRAM_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 568 744 96 "DRAM_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 64 568 753 80 "UART_TXD" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_CLK_IN " "Pin CMV_CLK_IN not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_CLK_IN } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 32 568 744 48 "CMV_CLK_IN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_SYS_RES_N " "Pin CMV_SYS_RES_N not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SYS_RES_N } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 48 568 758 64 "CMV_SYS_RES_N" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SYS_RES_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_SPI_IN " "Pin CMV_SPI_IN not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SPI_IN } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 240 568 759 256 "CMV_SPI_IN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SPI_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_SPI_CLK " "Pin CMV_SPI_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SPI_CLK } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 256 568 768 272 "CMV_SPI_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SPI_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_SPI_EN " "Pin CMV_SPI_EN not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SPI_EN } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 288 648 842 304 "CMV_SPI_EN" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SPI_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[11\] " "Pin DRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[10\] " "Pin DRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[9\] " "Pin DRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[8\] " "Pin DRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[7\] " "Pin DRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[6\] " "Pin DRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[5\] " "Pin DRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[4\] " "Pin DRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[3\] " "Pin DRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[2\] " "Pin DRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[1\] " "Pin DRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_ADDR\[0\] " "Pin DRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 96 568 762 112 "DRAM_ADDR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[15\] " "Pin DRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[14\] " "Pin DRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[13\] " "Pin DRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[12\] " "Pin DRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[11\] " "Pin DRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[10\] " "Pin DRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[9\] " "Pin DRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[8\] " "Pin DRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[7\] " "Pin DRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[6\] " "Pin DRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[5\] " "Pin DRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[4\] " "Pin DRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[3\] " "Pin DRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[2\] " "Pin DRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[1\] " "Pin DRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DRAM_DQ\[0\] " "Pin DRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 176 568 754 192 "DRAM_DQ" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_LVDS_OUTCH01 " "Pin CMV_LVDS_OUTCH01 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH01 } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 -280 -64 144 "CMV_LVDS_OUTCH01" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_LVDS_OUTCH09 " "Pin CMV_LVDS_OUTCH09 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCH09 } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 -280 -64 160 "CMV_LVDS_OUTCH09" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCH09 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_LVDS_OUTCTR " "Pin CMV_LVDS_OUTCTR not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_OUTCTR } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 144 40 248 160 "CMV_LVDS_OUTCTR" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_OUTCTR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 64 80 248 80 "CLOCK_50" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_LVDS_CLK " "Pin CMV_LVDS_CLK not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_LVDS_CLK } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 128 64 248 144 "CMV_LVDS_CLK" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_LVDS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMV_SPI_OUT " "Pin CMV_SPI_OUT not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CMV_SPI_OUT } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 224 64 240 240 "CMV_SPI_OUT" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMV_SPI_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/logicielge1/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 208 72 240 224 "UART_RXD" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1465311350718 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1465311350718 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1465311352342 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1465311352342 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465311352427 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/nios/synthesis/submodules/nios_CPU.sdc " "Reading SDC File: 'nios/nios/synthesis/submodules/nios_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465311352451 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465311352518 "|de0_cyclone3|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMV_LVDS_CLK " "Node: CMV_LVDS_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1465311352518 "|de0_cyclone3|CMV_LVDS_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352640 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: cmv_controller_inst\|inst1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352640 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352640 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: cmv_controller_inst\|inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: cmv_controller_inst\|inst\|inst6\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352640 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1465311352640 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465311352649 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465311352649 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1465311352649 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1465311352649 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465311352650 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352651 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465311352651 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465311352651 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk0 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353170 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Automatically promoted node cmv_controller:cmv_controller_inst\|altpll0:inst1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353171 ""}  } { { "altpll.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|altpll0:inst1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353171 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 1303 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353171 ""}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 1303 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/logicielge1/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|lvds_decoder:inst|altlvds_rx0:inst6|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353171 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353172 ""}  } { { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 4202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[2\]~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[2\]~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353172 ""}  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9352 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 6585 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465311353172 ""}  } { { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 80 80 248 96 "KEY" "" } } } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 9358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 5152 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_CPU:cpu\|W_rf_wren " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_CPU:cpu\|W_rf_wren" {  } { { "nios/nios/synthesis/submodules/nios_CPU.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_CPU.v" 3700 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 3699 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353173 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_CPU:cpu\|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci\|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_CPU:cpu|nios_CPU_nios2_oci:the_nios_CPU_nios2_oci|nios_CPU_nios2_oci_debug:the_nios_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 6851 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353173 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465311353173 ""}  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353173 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|active_rnw~3 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|active_rnw~3" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 213 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 4732 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 210 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 4753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[0\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[0\]" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[2\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[2\]" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1390 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[1\] " "Destination node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_sdram_controller:sdram_controller\|i_refs\[1\]" {  } { { "nios/nios/synthesis/submodules/nios_sdram_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/nios_sdram_controller.v" 354 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_sdram_controller:sdram_controller|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 1391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1465311353174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1465311353174 ""}  } { { "nios/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 3884 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353174 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node cmv_controller:cmv_controller_inst\|nios:inst7\|nios_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1465311353176 ""}  } { { "nios/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/nios/nios/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/logicielge1/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmv_controller:cmv_controller_inst|nios:inst7|nios_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 0 { 0 ""} 0 6585 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1465311353176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465311354626 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465311354641 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1465311354642 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465311354658 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465311355766 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1465311355767 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1465311355767 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465311355769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465311355786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465311355786 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465311355800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465311357027 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465311357042 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465311357042 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1465311357042 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1465311357042 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465311357042 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 6 27 16 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 6 input, 27 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1465311357091 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1465311357091 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1465311357091 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 10 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 10 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1465311357093 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1465311357093 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1465311357093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465311357384 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465311359872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465311361659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465311361728 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465311363802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465311363802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465311365619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465311368845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465311368845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465311369991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465311369997 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465311369997 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465311369997 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1465311370226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465311370314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465311371567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465311371639 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465311372894 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465311374709 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll 0 " "PLL \"cmv_controller:cmv_controller_inst\|lvds_decoder:inst\|altlvds_rx0:inst6\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/db/altlvds_rx0_lvds_rx.v" 577 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/logicielge1/altera/13.0sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0/altlvds_rx0.vhd" "" { Text "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/altlvds_rx0/altlvds_rx0.vhd" 126 0 0 } } { "lvds_decoder.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/lvds_decoder.bdf" { { -16 656 880 112 "inst6" "" } } } } { "cmv_controller.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/cmv_controller.bdf" { { 48 296 592 400 "inst" "" } } } } { "de0_cyclone3.bdf" "" { Schematic "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/de0_cyclone3.bdf" { { 40 264 552 328 "cmv_controller_inst" "" } } } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1465311376764 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1465311376866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg " "Generated suppressed messages file C:/Users/innovlab/workspace/EyeSat_CMOS_Image_Sensor/FPGA_Program/de0_cyclone3/output_files/de0_cyclone3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465311377704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465311379876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 16:56:19 2016 " "Processing ended: Tue Jun 07 16:56:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465311379876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465311379876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465311379876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465311379876 ""}
