{
  "module_name": "mmcc-msm8994.c",
  "hash_id": "09687b36ab9ed71a10b30283dce089fc7ab352934640c2fcd16aa926b42e84c7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/mmcc-msm8994.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n#include <linux/clk.h>\n\n#include <dt-bindings/clock/qcom,mmcc-msm8994.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_MMPLL0,\n\tP_MMPLL1,\n\tP_MMPLL3,\n\tP_MMPLL4,\n\tP_MMPLL5,  \n\tP_DSI0PLL,\n\tP_DSI1PLL,\n\tP_DSI0PLL_BYTE,\n\tP_DSI1PLL_BYTE,\n\tP_HDMIPLL,\n};\nstatic const struct parent_map mmcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n};\n\nstatic const struct parent_map mmss_xo_hdmi_map[] = {\n\t{ P_XO, 0 },\n\t{ P_HDMIPLL, 3 }\n};\n\nstatic const struct clk_parent_data mmss_xo_hdmi[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"hdmipll\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsi0pll_dsi1pll_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL, 1 },\n\t{ P_DSI1PLL, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsi0pll_dsi1pll[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pll\" },\n\t{ .fw_name = \"dsi1pll\" },\n};\n\nstatic const struct parent_map mmcc_xo_dsibyte_map[] = {\n\t{ P_XO, 0 },\n\t{ P_DSI0PLL_BYTE, 1 },\n\t{ P_DSI1PLL_BYTE, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_dsibyte[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"dsi0pllbyte\" },\n\t{ .fw_name = \"dsi1pllbyte\" },\n};\n\nstatic struct pll_vco mmpll_p_vco[] = {\n\t{ 250000000, 500000000, 3 },\n\t{ 500000000, 1000000000, 2 },\n\t{ 1000000000, 1500000000, 1 },\n\t{ 1500000000, 2000000000, 0 },\n};\n\nstatic struct pll_vco mmpll_t_vco[] = {\n\t{ 500000000, 1500000000, 0 },\n};\n\nstatic const struct alpha_pll_config mmpll_p_config = {\n\t.post_div_mask = 0xf00,\n};\n\nstatic struct clk_alpha_pll mmpll0_early = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x100,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll0_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll0\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll0_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll1_early = {\n\t.offset = 0x30,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr = {\n\t\t.enable_reg = 0x100,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmpll1_early\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t}\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll1 = {\n\t.offset = 0x30,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll1\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll1_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll3_early = {\n\t.offset = 0x60,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3_early\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll3 = {\n\t.offset = 0x60,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll3\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll3_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll mmpll4_early = {\n\t.offset = 0x90,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_t_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_t_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4_early\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll4 = {\n\t.offset = 0x90,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll4\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll4_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct parent_map mmcc_xo_gpll0_mmpll1_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL1, 2 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0_mmpll1[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll1.clkr.hw },\n};\n\nstatic const struct parent_map mmcc_xo_gpll0_mmpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL0, 1 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0_mmpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll0.clkr.hw },\n};\n\nstatic const struct parent_map mmcc_xo_gpll0_mmpll0_mmpll3_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL3, 3 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0_mmpll0_mmpll3[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll3.clkr.hw },\n};\n\nstatic const struct parent_map mmcc_xo_gpll0_mmpll0_mmpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n\t{ P_MMPLL0, 1 },\n\t{ P_MMPLL4, 3 }\n};\n\nstatic const struct clk_parent_data mmcc_xo_gpll0_mmpll0_mmpll4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"gpll0\" },\n\t{ .hw = &mmpll0.clkr.hw },\n\t{ .hw = &mmpll4.clkr.hw },\n};\n\nstatic struct clk_alpha_pll mmpll5_early = {\n\t.offset = 0xc0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.vco_table = mmpll_p_vco,\n\t.num_vco = ARRAY_SIZE(mmpll_p_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5_early\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv mmpll5 = {\n\t.offset = 0xc0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmpll5\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &mmpll5_early.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ahb_clk_src[] = {\n\t \n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(80000000, P_MMPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ahb_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ahb_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_axi_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(333430000, P_MMPLL1, 3.5, 0, 0),\n\tF(466800000, P_MMPLL1, 2.5, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_axi_clk_src_8992[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(404000000, P_MMPLL1, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 axi_clk_src = {\n\t.cmd_rcgr = 0x5040,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll1_map,\n\t.freq_tbl = ftbl_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"axi_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll1,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll1),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0_1_2_3_clk_src[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_csi0_1_2_3_clk_src_8992[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0_clk_src = {\n\t.cmd_rcgr = 0x3090,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vcodec0_clk_src[] = {\n\tF(66670000, P_GPLL0, 9, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(510000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_vcodec0_clk_src_8992[] = {\n\tF(66670000, P_GPLL0, 9, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(510000000, P_MMPLL3, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vcodec0_clk_src = {\n\t.cmd_rcgr = 0x1000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll3_map,\n\t.freq_tbl = ftbl_vcodec0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vcodec0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll3,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll3),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1_clk_src = {\n\t.cmd_rcgr = 0x3100,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi2_clk_src = {\n\t.cmd_rcgr = 0x3160,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi3_clk_src = {\n\t.cmd_rcgr = 0x31c0,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi3_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vfe0_clk_src[] = {\n\tF(80000000, P_GPLL0, 7.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(533330000, P_MMPLL0, 1.5, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_vfe0_1_clk_src_8992[] = {\n\tF(80000000, P_GPLL0, 7.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe0_clk_src = {\n\t.cmd_rcgr = 0x3600,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_vfe0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_vfe1_clk_src[] = {\n\tF(80000000, P_GPLL0, 7.5, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\tF(533330000, P_MMPLL0, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vfe1_clk_src = {\n\t.cmd_rcgr = 0x3620,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_vfe1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vfe1_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(600000000, P_GPLL0, 1, 0, 0),\n\tF(640000000, P_MMPLL4, 1.5, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_cpp_clk_src_8992[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\tF(640000000, P_MMPLL4, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cpp_clk_src = {\n\t.cmd_rcgr = 0x3640,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_cpp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cpp_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg0_1_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(480000000, P_MMPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg1_clk_src = {\n\t.cmd_rcgr = 0x3520,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_jpeg0_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg1_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_jpeg2_clk_src[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 4.5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 jpeg2_clk_src = {\n\t.cmd_rcgr = 0x3540,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_jpeg2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg2_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi2phytimer_clk_src[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x3060,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi2phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi2phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_fd_core_clk_src[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 fd_core_clk_src = {\n\t.cmd_rcgr = 0x3b00,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_fd_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"fd_core_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src[] = {\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(120000000, P_GPLL0, 5, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_mdp_clk_src_8992[] = {\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mdp_clk_src = {\n\t.cmd_rcgr = 0x2040,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_mdp_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mdp_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pclk0_clk_src = {\n\t.cmd_rcgr = 0x2000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 pclk1_clk_src = {\n\t.cmd_rcgr = 0x2020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsi0pll_dsi1pll_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsi0pll_dsi1pll,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsi0pll_dsi1pll),\n\t\t.ops = &clk_pixel_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ocmemnoc_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(228570000, P_MMPLL0, 3.5, 0, 0),\n\tF(266670000, P_MMPLL0, 3, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_ocmemnoc_clk_src_8992[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(150000000, P_GPLL0, 4, 0, 0),\n\tF(320000000, P_MMPLL0, 2.5, 0, 0),\n\tF(400000000, P_MMPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ocmemnoc_clk_src = {\n\t.cmd_rcgr = 0x5090,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_ocmemnoc_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ocmemnoc_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cci_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(37500000, P_GPLL0, 16, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cci_clk_src = {\n\t.cmd_rcgr = 0x3300,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_cci_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cci_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mmss_gp0_1_clk_src[] = {\n\tF(10000, P_XO, 16, 10, 120),\n\tF(24000, P_GPLL0, 16, 1, 50),\n\tF(6000000, P_GPLL0, 10, 1, 10),\n\tF(12000000, P_GPLL0, 10, 1, 5),\n\tF(13000000, P_GPLL0, 4, 13, 150),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\t{ }\n};\n\nstatic struct clk_rcg2 mmss_gp0_clk_src = {\n\t.cmd_rcgr = 0x3420,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_mmss_gp0_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmss_gp0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mmss_gp1_clk_src = {\n\t.cmd_rcgr = 0x3450,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_mmss_gp0_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmss_gp1_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 jpeg0_clk_src = {\n\t.cmd_rcgr = 0x3500,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_jpeg0_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 jpeg_dma_clk_src = {\n\t.cmd_rcgr = 0x3560,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_mmpll4_map,\n\t.freq_tbl = ftbl_jpeg0_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"jpeg_dma_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0_mmpll4,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0_mmpll4),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_mclk0_1_2_3_clk_src[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_GPLL0, 10, 1, 10),\n\tF(8000000, P_GPLL0, 15, 1, 5),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_MMPLL0, 10, 1, 5),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_MMPLL0, 5, 1, 5),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(64000000, P_MMPLL0, 12.5, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_mclk0_clk_src_8992[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_MMPLL4, 10, 1, 16),\n\tF(8000000, P_MMPLL4, 10, 1, 12),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(12000000, P_MMPLL4, 10, 1, 8),\n\tF(16000000, P_MMPLL4, 10, 1, 6),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_MMPLL4, 10, 1, 4),\n\tF(32000000, P_MMPLL4, 10, 1, 3),\n\tF(48000000, P_MMPLL4, 10, 1, 2),\n\tF(64000000, P_MMPLL4, 15, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_mclk1_2_3_clk_src_8992[] = {\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(6000000, P_MMPLL4, 10, 1, 16),\n\tF(8000000, P_MMPLL4, 10, 1, 12),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(16000000, P_MMPLL4, 10, 1, 6),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_MMPLL4, 10, 1, 4),\n\tF(32000000, P_MMPLL4, 10, 1, 3),\n\tF(48000000, P_MMPLL4, 10, 1, 2),\n\tF(64000000, P_MMPLL4, 15, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 mclk0_clk_src = {\n\t.cmd_rcgr = 0x3360,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_mclk0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk0_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk1_clk_src = {\n\t.cmd_rcgr = 0x3390,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_mclk0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk1_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk2_clk_src = {\n\t.cmd_rcgr = 0x33c0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_mclk0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk2_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 mclk3_clk_src = {\n\t.cmd_rcgr = 0x33f0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_mclk0_1_2_3_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"mclk3_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_csi0_1phytimer_clk_src[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_MMPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x3000,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi0phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x3030,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_mmpll0_map,\n\t.freq_tbl = ftbl_csi0_1phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"csi1phytimer_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0_mmpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0_mmpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 byte0_clk_src = {\n\t.cmd_rcgr = 0x2120,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct clk_rcg2 byte1_clk_src = {\n\t.cmd_rcgr = 0x2140,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"byte1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_byte2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_GET_RATE_NOCACHE,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_esc0_1_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 esc0_clk_src = {\n\t.cmd_rcgr = 0x2160,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc0_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 esc1_clk_src = {\n\t.cmd_rcgr = 0x2180,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_dsibyte_map,\n\t.freq_tbl = ftbl_mdss_esc0_1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"esc1_clk_src\",\n\t\t.parent_data = mmcc_xo_dsibyte,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_dsibyte),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl extpclk_freq_tbl[] = {\n\t{ .src = P_HDMIPLL },\n\t{ }\n};\n\nstatic struct clk_rcg2 extpclk_clk_src = {\n\t.cmd_rcgr = 0x2060,\n\t.hid_width = 5,\n\t.parent_map = mmss_xo_hdmi_map,\n\t.freq_tbl = extpclk_freq_tbl,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"extpclk_clk_src\",\n\t\t.parent_data = mmss_xo_hdmi,\n\t\t.num_parents = ARRAY_SIZE(mmss_xo_hdmi),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct freq_tbl ftbl_hdmi_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 hdmi_clk_src = {\n\t.cmd_rcgr = 0x2100,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_hdmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"hdmi_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_mdss_vsync_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 vsync_clk_src = {\n\t.cmd_rcgr = 0x2080,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_mdss_vsync_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"vsync_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rbbmtimer_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbbmtimer_clk_src = {\n\t.cmd_rcgr = 0x4090,\n\t.hid_width = 5,\n\t.parent_map = mmcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_rbbmtimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbbmtimer_clk_src\",\n\t\t.parent_data = mmcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(mmcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch camss_ahb_clk = {\n\t.halt_reg = 0x348c,\n\t.clkr = {\n\t\t.enable_reg = 0x348c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_cci_ahb_clk = {\n\t.halt_reg = 0x3348,\n\t.clkr = {\n\t\t.enable_reg = 0x3348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_cci_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_cci_cci_clk = {\n\t.halt_reg = 0x3344,\n\t.clkr = {\n\t\t.enable_reg = 0x3344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_cci_cci_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cci_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_cpp_ahb_clk = {\n\t.halt_reg = 0x36b4,\n\t.clkr = {\n\t\t.enable_reg = 0x36b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_cpp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_cpp_axi_clk = {\n\t.halt_reg = 0x36c4,\n\t.clkr = {\n\t\t.enable_reg = 0x36c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_cpp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_cpp_clk = {\n\t.halt_reg = 0x36b0,\n\t.clkr = {\n\t\t.enable_reg = 0x36b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_cpp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &cpp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_ahb_clk = {\n\t.halt_reg = 0x30bc,\n\t.clkr = {\n\t\t.enable_reg = 0x30bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0_clk = {\n\t.halt_reg = 0x30b4,\n\t.clkr = {\n\t\t.enable_reg = 0x30b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0phy_clk = {\n\t.halt_reg = 0x30c4,\n\t.clkr = {\n\t\t.enable_reg = 0x30c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0pix_clk = {\n\t.halt_reg = 0x30e4,\n\t.clkr = {\n\t\t.enable_reg = 0x30e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi0rdi_clk = {\n\t.halt_reg = 0x30d4,\n\t.clkr = {\n\t\t.enable_reg = 0x30d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi0rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_ahb_clk = {\n\t.halt_reg = 0x3128,\n\t.clkr = {\n\t\t.enable_reg = 0x3128,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1_clk = {\n\t.halt_reg = 0x3124,\n\t.clkr = {\n\t\t.enable_reg = 0x3124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1phy_clk = {\n\t.halt_reg = 0x3134,\n\t.clkr = {\n\t\t.enable_reg = 0x3134,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1pix_clk = {\n\t.halt_reg = 0x3154,\n\t.clkr = {\n\t\t.enable_reg = 0x3154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi1rdi_clk = {\n\t.halt_reg = 0x3144,\n\t.clkr = {\n\t\t.enable_reg = 0x3144,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi1rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_ahb_clk = {\n\t.halt_reg = 0x3188,\n\t.clkr = {\n\t\t.enable_reg = 0x3188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2_clk = {\n\t.halt_reg = 0x3184,\n\t.clkr = {\n\t\t.enable_reg = 0x3184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2phy_clk = {\n\t.halt_reg = 0x3194,\n\t.clkr = {\n\t\t.enable_reg = 0x3194,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2pix_clk = {\n\t.halt_reg = 0x31b4,\n\t.clkr = {\n\t\t.enable_reg = 0x31b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi2rdi_clk = {\n\t.halt_reg = 0x31a4,\n\t.clkr = {\n\t\t.enable_reg = 0x31a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi2rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_ahb_clk = {\n\t.halt_reg = 0x31e8,\n\t.clkr = {\n\t\t.enable_reg = 0x31e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3_clk = {\n\t.halt_reg = 0x31e4,\n\t.clkr = {\n\t\t.enable_reg = 0x31e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3phy_clk = {\n\t.halt_reg = 0x31f4,\n\t.clkr = {\n\t\t.enable_reg = 0x31f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3pix_clk = {\n\t.halt_reg = 0x3214,\n\t.clkr = {\n\t\t.enable_reg = 0x3214,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3pix_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi3rdi_clk = {\n\t.halt_reg = 0x3204,\n\t.clkr = {\n\t\t.enable_reg = 0x3204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi3rdi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe0_clk = {\n\t.halt_reg = 0x3704,\n\t.clkr = {\n\t\t.enable_reg = 0x3704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_csi_vfe1_clk = {\n\t.halt_reg = 0x3714,\n\t.clkr = {\n\t\t.enable_reg = 0x3714,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_csi_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp0_clk = {\n\t.halt_reg = 0x3444,\n\t.clkr = {\n\t\t.enable_reg = 0x3444,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mmss_gp0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_gp1_clk = {\n\t.halt_reg = 0x3474,\n\t.clkr = {\n\t\t.enable_reg = 0x3474,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mmss_gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_ispif_ahb_clk = {\n\t.halt_reg = 0x3224,\n\t.clkr = {\n\t\t.enable_reg = 0x3224,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_ispif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_dma_clk = {\n\t.halt_reg = 0x35c0,\n\t.clkr = {\n\t\t.enable_reg = 0x35c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_dma_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg_dma_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg0_clk = {\n\t.halt_reg = 0x35a8,\n\t.clkr = {\n\t\t.enable_reg = 0x35a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg1_clk = {\n\t.halt_reg = 0x35ac,\n\t.clkr = {\n\t\t.enable_reg = 0x35ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg2_clk = {\n\t.halt_reg = 0x35b0,\n\t.clkr = {\n\t\t.enable_reg = 0x35b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &jpeg2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg_ahb_clk = {\n\t.halt_reg = 0x35b4,\n\t.clkr = {\n\t\t.enable_reg = 0x35b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_jpeg_jpeg_axi_clk = {\n\t.halt_reg = 0x35b8,\n\t.clkr = {\n\t\t.enable_reg = 0x35b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_jpeg_jpeg_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk0_clk = {\n\t.halt_reg = 0x3384,\n\t.clkr = {\n\t\t.enable_reg = 0x3384,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk1_clk = {\n\t.halt_reg = 0x33b4,\n\t.clkr = {\n\t\t.enable_reg = 0x33b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk2_clk = {\n\t.halt_reg = 0x33e4,\n\t.clkr = {\n\t\t.enable_reg = 0x33e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_mclk3_clk = {\n\t.halt_reg = 0x3414,\n\t.clkr = {\n\t\t.enable_reg = 0x3414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mclk3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_micro_ahb_clk = {\n\t.halt_reg = 0x3494,\n\t.clkr = {\n\t\t.enable_reg = 0x3494,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_micro_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy0_csi0phytimer_clk = {\n\t.halt_reg = 0x3024,\n\t.clkr = {\n\t\t.enable_reg = 0x3024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy0_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi0phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy1_csi1phytimer_clk = {\n\t.halt_reg = 0x3054,\n\t.clkr = {\n\t\t.enable_reg = 0x3054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy1_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi1phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_phy2_csi2phytimer_clk = {\n\t.halt_reg = 0x3084,\n\t.clkr = {\n\t\t.enable_reg = 0x3084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_phy2_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &csi2phytimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_top_ahb_clk = {\n\t.halt_reg = 0x3484,\n\t.clkr = {\n\t\t.enable_reg = 0x3484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe0_clk = {\n\t.halt_reg = 0x36a8,\n\t.clkr = {\n\t\t.enable_reg = 0x36a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe1_clk = {\n\t.halt_reg = 0x36ac,\n\t.clkr = {\n\t\t.enable_reg = 0x36ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vfe1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe_ahb_clk = {\n\t.halt_reg = 0x36b8,\n\t.clkr = {\n\t\t.enable_reg = 0x36b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch camss_vfe_vfe_axi_clk = {\n\t.halt_reg = 0x36bc,\n\t.clkr = {\n\t\t.enable_reg = 0x36bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"camss_vfe_vfe_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_ahb_clk = {\n\t.halt_reg = 0x3b74,\n\t.clkr = {\n\t\t.enable_reg = 0x3b74,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_axi_clk = {\n\t.halt_reg = 0x3b70,\n\t.clkr = {\n\t\t.enable_reg = 0x3b70,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_clk = {\n\t.halt_reg = 0x3b68,\n\t.clkr = {\n\t\t.enable_reg = 0x3b68,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &fd_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch fd_core_uar_clk = {\n\t.halt_reg = 0x3b6c,\n\t.clkr = {\n\t\t.enable_reg = 0x3b6c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"fd_core_uar_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &fd_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_ahb_clk = {\n\t.halt_reg = 0x2308,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_axi_clk = {\n\t.halt_reg = 0x2310,\n\t.clkr = {\n\t\t.enable_reg = 0x2310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte0_clk = {\n\t.halt_reg = 0x233c,\n\t.clkr = {\n\t\t.enable_reg = 0x233c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_byte1_clk = {\n\t.halt_reg = 0x2340,\n\t.clkr = {\n\t\t.enable_reg = 0x2340,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_byte1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &byte1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc0_clk = {\n\t.halt_reg = 0x2344,\n\t.clkr = {\n\t\t.enable_reg = 0x2344,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_esc1_clk = {\n\t.halt_reg = 0x2348,\n\t.clkr = {\n\t\t.enable_reg = 0x2348,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_esc1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &esc1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_extpclk_clk = {\n\t.halt_reg = 0x2324,\n\t.clkr = {\n\t\t.enable_reg = 0x2324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_extpclk_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &extpclk_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_ahb_clk = {\n\t.halt_reg = 0x230c,\n\t.clkr = {\n\t\t.enable_reg = 0x230c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_hdmi_clk = {\n\t.halt_reg = 0x2338,\n\t.clkr = {\n\t\t.enable_reg = 0x2338,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_hdmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &hdmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_mdp_clk = {\n\t.halt_reg = 0x231c,\n\t.clkr = {\n\t\t.enable_reg = 0x231c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_mdp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &mdp_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk0_clk = {\n\t.halt_reg = 0x2314,\n\t.clkr = {\n\t\t.enable_reg = 0x2314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_pclk1_clk = {\n\t.halt_reg = 0x2318,\n\t.clkr = {\n\t\t.enable_reg = 0x2318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_pclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &pclk1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mdss_vsync_clk = {\n\t.halt_reg = 0x2328,\n\t.clkr = {\n\t\t.enable_reg = 0x2328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mdss_vsync_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vsync_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_misc_ahb_clk = {\n\t.halt_reg = 0x502c,\n\t.clkr = {\n\t\t.enable_reg = 0x502c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_misc_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_mmssnoc_axi_clk = {\n\t.halt_reg = 0x506c,\n\t.clkr = {\n\t\t.enable_reg = 0x506c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_mmssnoc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t \n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch mmss_s0_axi_clk = {\n\t.halt_reg = 0x5064,\n\t.clkr = {\n\t\t.enable_reg = 0x5064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"mmss_s0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw, },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT | CLK_IGNORE_UNUSED,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch ocmemcx_ocmemnoc_clk = {\n\t.halt_reg = 0x4058,\n\t.clkr = {\n\t\t.enable_reg = 0x4058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ocmemcx_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ocmemnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxili_gfx3d_clk = {\n\t.halt_reg = 0x4028,\n\t.clkr = {\n\t\t.enable_reg = 0x4028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxili_gfx3d_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"oxili_gfx3d_clk_src\",\n\t\t\t\t.name = \"oxili_gfx3d_clk_src\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxili_rbbmtimer_clk = {\n\t.halt_reg = 0x40b0,\n\t.clkr = {\n\t\t.enable_reg = 0x40b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxili_rbbmtimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &rbbmtimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch oxilicx_ahb_clk = {\n\t.halt_reg = 0x403c,\n\t.clkr = {\n\t\t.enable_reg = 0x403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"oxilicx_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_ahb_clk = {\n\t.halt_reg = 0x1030,\n\t.clkr = {\n\t\t.enable_reg = 0x1030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_axi_clk = {\n\t.halt_reg = 0x1034,\n\t.clkr = {\n\t\t.enable_reg = 0x1034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_ocmemnoc_clk = {\n\t.halt_reg = 0x1038,\n\t.clkr = {\n\t\t.enable_reg = 0x1038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_ocmemnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &ocmemnoc_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_vcodec0_clk = {\n\t.halt_reg = 0x1028,\n\t.clkr = {\n\t\t.enable_reg = 0x1028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_vcodec0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vcodec0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_core0_vcodec_clk = {\n\t.halt_reg = 0x1048,\n\t.clkr = {\n\t\t.enable_reg = 0x1048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_core0_vcodec_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vcodec0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_core1_vcodec_clk = {\n\t.halt_reg = 0x104c,\n\t.clkr = {\n\t\t.enable_reg = 0x104c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_core1_vcodec_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vcodec0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch venus0_core2_vcodec_clk = {\n\t.halt_reg = 0x1054,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"venus0_core2_vcodec_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &vcodec0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc venus_gdsc = {\n\t.gdscr = 0x1024,\n\t.cxcs = (unsigned int []){ 0x1038, 0x1034, 0x1048 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"venus_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc venus_core0_gdsc = {\n\t.gdscr = 0x1040,\n\t.cxcs = (unsigned int []){ 0x1048 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc venus_core1_gdsc = {\n\t.gdscr = 0x1044,\n\t.cxcs = (unsigned int []){ 0x104c },\n\t.cxc_count = 1,\n\t.pd = {\n\t.name = \"venus_core1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc venus_core2_gdsc = {\n\t.gdscr = 0x1050,\n\t.cxcs = (unsigned int []){ 0x1054 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"venus_core2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = HW_CTRL,\n};\n\nstatic struct gdsc mdss_gdsc = {\n\t.gdscr = 0x2304,\n\t.cxcs = (unsigned int []){ 0x2310, 0x231c },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"mdss_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc camss_top_gdsc = {\n\t.gdscr = 0x34a0,\n\t.cxcs = (unsigned int []){ 0x3704, 0x3714, 0x3494 },\n\t.cxc_count = 3,\n\t.pd = {\n\t\t.name = \"camss_top_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc jpeg_gdsc = {\n\t.gdscr = 0x35a4,\n\t.cxcs = (unsigned int []){ 0x35a8 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"jpeg_gdsc\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc vfe_gdsc = {\n\t.gdscr = 0x36a4,\n\t.cxcs = (unsigned int []){ 0x36bc },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"vfe_gdsc\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc cpp_gdsc = {\n\t.gdscr = 0x36d4,\n\t.cxcs = (unsigned int []){ 0x36c4, 0x36b0 },\n\t.cxc_count = 2,\n\t.pd = {\n\t\t.name = \"cpp_gdsc\",\n\t},\n\t.parent = &camss_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc fd_gdsc = {\n\t.gdscr = 0x3b64,\n\t.cxcs = (unsigned int []){ 0x3b70, 0x3b68 },\n\t.pd = {\n\t\t.name = \"fd_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc oxili_cx_gdsc = {\n\t.gdscr = 0x4034,\n\t.pd = {\n\t\t.name = \"oxili_cx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc oxili_gx_gdsc = {\n\t.gdscr = 0x4024,\n\t.cxcs = (unsigned int []){ 0x4028 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"oxili_gx_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.parent = &oxili_cx_gdsc.pd,\n\t.flags = CLAMP_IO,\n\t.supply = \"VDD_GFX\",\n};\n\nstatic struct clk_regmap *mmcc_msm8994_clocks[] = {\n\t[MMPLL0_EARLY] = &mmpll0_early.clkr,\n\t[MMPLL0_PLL] = &mmpll0.clkr,\n\t[MMPLL1_EARLY] = &mmpll1_early.clkr,\n\t[MMPLL1_PLL] = &mmpll1.clkr,\n\t[MMPLL3_EARLY] = &mmpll3_early.clkr,\n\t[MMPLL3_PLL] = &mmpll3.clkr,\n\t[MMPLL4_EARLY] = &mmpll4_early.clkr,\n\t[MMPLL4_PLL] = &mmpll4.clkr,\n\t[MMPLL5_EARLY] = &mmpll5_early.clkr,\n\t[MMPLL5_PLL] = &mmpll5.clkr,\n\t[AHB_CLK_SRC] = &ahb_clk_src.clkr,\n\t[AXI_CLK_SRC] = &axi_clk_src.clkr,\n\t[CSI0_CLK_SRC] = &csi0_clk_src.clkr,\n\t[CSI1_CLK_SRC] = &csi1_clk_src.clkr,\n\t[CSI2_CLK_SRC] = &csi2_clk_src.clkr,\n\t[CSI3_CLK_SRC] = &csi3_clk_src.clkr,\n\t[VFE0_CLK_SRC] = &vfe0_clk_src.clkr,\n\t[VFE1_CLK_SRC] = &vfe1_clk_src.clkr,\n\t[CPP_CLK_SRC] = &cpp_clk_src.clkr,\n\t[JPEG0_CLK_SRC] = &jpeg0_clk_src.clkr,\n\t[JPEG1_CLK_SRC] = &jpeg1_clk_src.clkr,\n\t[JPEG2_CLK_SRC] = &jpeg2_clk_src.clkr,\n\t[CSI2PHYTIMER_CLK_SRC] = &csi2phytimer_clk_src.clkr,\n\t[FD_CORE_CLK_SRC] = &fd_core_clk_src.clkr,\n\t[MDP_CLK_SRC] = &mdp_clk_src.clkr,\n\t[PCLK0_CLK_SRC] = &pclk0_clk_src.clkr,\n\t[PCLK1_CLK_SRC] = &pclk1_clk_src.clkr,\n\t[OCMEMNOC_CLK_SRC] = &ocmemnoc_clk_src.clkr,\n\t[CCI_CLK_SRC] = &cci_clk_src.clkr,\n\t[MMSS_GP0_CLK_SRC] = &mmss_gp0_clk_src.clkr,\n\t[MMSS_GP1_CLK_SRC] = &mmss_gp1_clk_src.clkr,\n\t[JPEG_DMA_CLK_SRC] = &jpeg_dma_clk_src.clkr,\n\t[MCLK0_CLK_SRC] = &mclk0_clk_src.clkr,\n\t[MCLK1_CLK_SRC] = &mclk1_clk_src.clkr,\n\t[MCLK2_CLK_SRC] = &mclk2_clk_src.clkr,\n\t[MCLK3_CLK_SRC] = &mclk3_clk_src.clkr,\n\t[CSI0PHYTIMER_CLK_SRC] = &csi0phytimer_clk_src.clkr,\n\t[CSI1PHYTIMER_CLK_SRC] = &csi1phytimer_clk_src.clkr,\n\t[BYTE0_CLK_SRC] = &byte0_clk_src.clkr,\n\t[BYTE1_CLK_SRC] = &byte1_clk_src.clkr,\n\t[ESC0_CLK_SRC] = &esc0_clk_src.clkr,\n\t[ESC1_CLK_SRC] = &esc1_clk_src.clkr,\n\t[MDSS_ESC0_CLK] = &mdss_esc0_clk.clkr,\n\t[MDSS_ESC1_CLK] = &mdss_esc1_clk.clkr,\n\t[EXTPCLK_CLK_SRC] = &extpclk_clk_src.clkr,\n\t[HDMI_CLK_SRC] = &hdmi_clk_src.clkr,\n\t[VSYNC_CLK_SRC] = &vsync_clk_src.clkr,\n\t[RBBMTIMER_CLK_SRC] = &rbbmtimer_clk_src.clkr,\n\t[CAMSS_AHB_CLK] = &camss_ahb_clk.clkr,\n\t[CAMSS_CCI_CCI_AHB_CLK] = &camss_cci_cci_ahb_clk.clkr,\n\t[CAMSS_CCI_CCI_CLK] = &camss_cci_cci_clk.clkr,\n\t[CAMSS_VFE_CPP_AHB_CLK] = &camss_vfe_cpp_ahb_clk.clkr,\n\t[CAMSS_VFE_CPP_AXI_CLK] = &camss_vfe_cpp_axi_clk.clkr,\n\t[CAMSS_VFE_CPP_CLK] = &camss_vfe_cpp_clk.clkr,\n\t[CAMSS_CSI0_AHB_CLK] = &camss_csi0_ahb_clk.clkr,\n\t[CAMSS_CSI0_CLK] = &camss_csi0_clk.clkr,\n\t[CAMSS_CSI0PHY_CLK] = &camss_csi0phy_clk.clkr,\n\t[CAMSS_CSI0PIX_CLK] = &camss_csi0pix_clk.clkr,\n\t[CAMSS_CSI0RDI_CLK] = &camss_csi0rdi_clk.clkr,\n\t[CAMSS_CSI1_AHB_CLK] = &camss_csi1_ahb_clk.clkr,\n\t[CAMSS_CSI1_CLK] = &camss_csi1_clk.clkr,\n\t[CAMSS_CSI1PHY_CLK] = &camss_csi1phy_clk.clkr,\n\t[CAMSS_CSI1PIX_CLK] = &camss_csi1pix_clk.clkr,\n\t[CAMSS_CSI1RDI_CLK] = &camss_csi1rdi_clk.clkr,\n\t[CAMSS_CSI2_AHB_CLK] = &camss_csi2_ahb_clk.clkr,\n\t[CAMSS_CSI2_CLK] = &camss_csi2_clk.clkr,\n\t[CAMSS_CSI2PHY_CLK] = &camss_csi2phy_clk.clkr,\n\t[CAMSS_CSI2PIX_CLK] = &camss_csi2pix_clk.clkr,\n\t[CAMSS_CSI2RDI_CLK] = &camss_csi2rdi_clk.clkr,\n\t[CAMSS_CSI3_AHB_CLK] = &camss_csi3_ahb_clk.clkr,\n\t[CAMSS_CSI3_CLK] = &camss_csi3_clk.clkr,\n\t[CAMSS_CSI3PHY_CLK] = &camss_csi3phy_clk.clkr,\n\t[CAMSS_CSI3PIX_CLK] = &camss_csi3pix_clk.clkr,\n\t[CAMSS_CSI3RDI_CLK] = &camss_csi3rdi_clk.clkr,\n\t[CAMSS_CSI_VFE0_CLK] = &camss_csi_vfe0_clk.clkr,\n\t[CAMSS_CSI_VFE1_CLK] = &camss_csi_vfe1_clk.clkr,\n\t[CAMSS_GP0_CLK] = &camss_gp0_clk.clkr,\n\t[CAMSS_GP1_CLK] = &camss_gp1_clk.clkr,\n\t[CAMSS_ISPIF_AHB_CLK] = &camss_ispif_ahb_clk.clkr,\n\t[CAMSS_JPEG_DMA_CLK] = &camss_jpeg_dma_clk.clkr,\n\t[CAMSS_JPEG_JPEG0_CLK] = &camss_jpeg_jpeg0_clk.clkr,\n\t[CAMSS_JPEG_JPEG1_CLK] = &camss_jpeg_jpeg1_clk.clkr,\n\t[CAMSS_JPEG_JPEG2_CLK] = &camss_jpeg_jpeg2_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AHB_CLK] = &camss_jpeg_jpeg_ahb_clk.clkr,\n\t[CAMSS_JPEG_JPEG_AXI_CLK] = &camss_jpeg_jpeg_axi_clk.clkr,\n\t[CAMSS_MCLK0_CLK] = &camss_mclk0_clk.clkr,\n\t[CAMSS_MCLK1_CLK] = &camss_mclk1_clk.clkr,\n\t[CAMSS_MCLK2_CLK] = &camss_mclk2_clk.clkr,\n\t[CAMSS_MCLK3_CLK] = &camss_mclk3_clk.clkr,\n\t[CAMSS_MICRO_AHB_CLK] = &camss_micro_ahb_clk.clkr,\n\t[CAMSS_PHY0_CSI0PHYTIMER_CLK] = &camss_phy0_csi0phytimer_clk.clkr,\n\t[CAMSS_PHY1_CSI1PHYTIMER_CLK] = &camss_phy1_csi1phytimer_clk.clkr,\n\t[CAMSS_PHY2_CSI2PHYTIMER_CLK] = &camss_phy2_csi2phytimer_clk.clkr,\n\t[CAMSS_TOP_AHB_CLK] = &camss_top_ahb_clk.clkr,\n\t[CAMSS_VFE_VFE0_CLK] = &camss_vfe_vfe0_clk.clkr,\n\t[CAMSS_VFE_VFE1_CLK] = &camss_vfe_vfe1_clk.clkr,\n\t[CAMSS_VFE_VFE_AHB_CLK] = &camss_vfe_vfe_ahb_clk.clkr,\n\t[CAMSS_VFE_VFE_AXI_CLK] = &camss_vfe_vfe_axi_clk.clkr,\n\t[FD_AHB_CLK] = &fd_ahb_clk.clkr,\n\t[FD_AXI_CLK] = &fd_axi_clk.clkr,\n\t[FD_CORE_CLK] = &fd_core_clk.clkr,\n\t[FD_CORE_UAR_CLK] = &fd_core_uar_clk.clkr,\n\t[MDSS_AHB_CLK] = &mdss_ahb_clk.clkr,\n\t[MDSS_AXI_CLK] = &mdss_axi_clk.clkr,\n\t[MDSS_BYTE0_CLK] = &mdss_byte0_clk.clkr,\n\t[MDSS_BYTE1_CLK] = &mdss_byte1_clk.clkr,\n\t[MDSS_EXTPCLK_CLK] = &mdss_extpclk_clk.clkr,\n\t[MDSS_HDMI_AHB_CLK] = &mdss_hdmi_ahb_clk.clkr,\n\t[MDSS_HDMI_CLK] = &mdss_hdmi_clk.clkr,\n\t[MDSS_MDP_CLK] = &mdss_mdp_clk.clkr,\n\t[MDSS_PCLK0_CLK] = &mdss_pclk0_clk.clkr,\n\t[MDSS_PCLK1_CLK] = &mdss_pclk1_clk.clkr,\n\t[MDSS_VSYNC_CLK] = &mdss_vsync_clk.clkr,\n\t[MMSS_MISC_AHB_CLK] = &mmss_misc_ahb_clk.clkr,\n\t[MMSS_MMSSNOC_AXI_CLK] = &mmss_mmssnoc_axi_clk.clkr,\n\t[MMSS_S0_AXI_CLK] = &mmss_s0_axi_clk.clkr,\n\t[OCMEMCX_OCMEMNOC_CLK] = &ocmemcx_ocmemnoc_clk.clkr,\n\t[OXILI_GFX3D_CLK] = &oxili_gfx3d_clk.clkr,\n\t[OXILI_RBBMTIMER_CLK] = &oxili_rbbmtimer_clk.clkr,\n\t[OXILICX_AHB_CLK] = &oxilicx_ahb_clk.clkr,\n\t[VENUS0_AHB_CLK] = &venus0_ahb_clk.clkr,\n\t[VENUS0_AXI_CLK] = &venus0_axi_clk.clkr,\n\t[VENUS0_OCMEMNOC_CLK] = &venus0_ocmemnoc_clk.clkr,\n\t[VENUS0_VCODEC0_CLK] = &venus0_vcodec0_clk.clkr,\n\t[VENUS0_CORE0_VCODEC_CLK] = &venus0_core0_vcodec_clk.clkr,\n\t[VENUS0_CORE1_VCODEC_CLK] = &venus0_core1_vcodec_clk.clkr,\n\t[VENUS0_CORE2_VCODEC_CLK] = &venus0_core2_vcodec_clk.clkr,\n};\n\nstatic struct gdsc *mmcc_msm8994_gdscs[] = {\n\t[VENUS_GDSC] = &venus_gdsc,\n\t[VENUS_CORE0_GDSC] = &venus_core0_gdsc,\n\t[VENUS_CORE1_GDSC] = &venus_core1_gdsc,\n\t[VENUS_CORE2_GDSC] = &venus_core2_gdsc,\n\t[CAMSS_TOP_GDSC] = &camss_top_gdsc,\n\t[MDSS_GDSC] = &mdss_gdsc,\n\t[JPEG_GDSC] = &jpeg_gdsc,\n\t[VFE_GDSC] = &vfe_gdsc,\n\t[CPP_GDSC] = &cpp_gdsc,\n\t[OXILI_GX_GDSC] = &oxili_gx_gdsc,\n\t[OXILI_CX_GDSC] = &oxili_cx_gdsc,\n\t[FD_GDSC] = &fd_gdsc,\n};\n\nstatic const struct qcom_reset_map mmcc_msm8994_resets[] = {\n\t[CAMSS_MICRO_BCR] = { 0x3490 },\n};\n\nstatic const struct regmap_config mmcc_msm8994_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x5200,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc mmcc_msm8994_desc = {\n\t.config = &mmcc_msm8994_regmap_config,\n\t.clks = mmcc_msm8994_clocks,\n\t.num_clks = ARRAY_SIZE(mmcc_msm8994_clocks),\n\t.resets = mmcc_msm8994_resets,\n\t.num_resets = ARRAY_SIZE(mmcc_msm8994_resets),\n\t.gdscs = mmcc_msm8994_gdscs,\n\t.num_gdscs = ARRAY_SIZE(mmcc_msm8994_gdscs),\n};\n\nstatic const struct of_device_id mmcc_msm8994_match_table[] = {\n\t{ .compatible = \"qcom,mmcc-msm8992\" },\n\t{ .compatible = \"qcom,mmcc-msm8994\" },  \n\t{ }\n};\nMODULE_DEVICE_TABLE(of, mmcc_msm8994_match_table);\n\nstatic int mmcc_msm8994_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tif (of_device_is_compatible(pdev->dev.of_node, \"qcom,mmcc-msm8992\")) {\n\t\t \n\t\tmmcc_msm8994_desc.clks[CAMSS_JPEG_JPEG1_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[CAMSS_JPEG_JPEG2_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[FD_CORE_CLK_SRC] = NULL;\n\t\tmmcc_msm8994_desc.clks[FD_CORE_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[FD_CORE_UAR_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[FD_AXI_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[FD_AHB_CLK] = NULL;\n\t\tmmcc_msm8994_desc.clks[JPEG1_CLK_SRC] = NULL;\n\t\tmmcc_msm8994_desc.clks[JPEG2_CLK_SRC] = NULL;\n\t\tmmcc_msm8994_desc.clks[VENUS0_CORE2_VCODEC_CLK] = NULL;\n\n\t\tmmcc_msm8994_desc.gdscs[FD_GDSC] = NULL;\n\t\tmmcc_msm8994_desc.gdscs[VENUS_CORE2_GDSC] = NULL;\n\n\t\taxi_clk_src.freq_tbl = ftbl_axi_clk_src_8992;\n\t\tcpp_clk_src.freq_tbl = ftbl_cpp_clk_src_8992;\n\t\tcsi0_clk_src.freq_tbl = ftbl_csi0_1_2_3_clk_src_8992;\n\t\tcsi1_clk_src.freq_tbl = ftbl_csi0_1_2_3_clk_src_8992;\n\t\tcsi2_clk_src.freq_tbl = ftbl_csi0_1_2_3_clk_src_8992;\n\t\tcsi3_clk_src.freq_tbl = ftbl_csi0_1_2_3_clk_src_8992;\n\t\tmclk0_clk_src.freq_tbl = ftbl_mclk0_clk_src_8992;\n\t\tmclk1_clk_src.freq_tbl = ftbl_mclk1_2_3_clk_src_8992;\n\t\tmclk2_clk_src.freq_tbl = ftbl_mclk1_2_3_clk_src_8992;\n\t\tmclk3_clk_src.freq_tbl = ftbl_mclk1_2_3_clk_src_8992;\n\t\tmdp_clk_src.freq_tbl = ftbl_mdp_clk_src_8992;\n\t\tocmemnoc_clk_src.freq_tbl = ftbl_ocmemnoc_clk_src_8992;\n\t\tvcodec0_clk_src.freq_tbl = ftbl_vcodec0_clk_src_8992;\n\t\tvfe0_clk_src.freq_tbl = ftbl_vfe0_1_clk_src_8992;\n\t\tvfe1_clk_src.freq_tbl = ftbl_vfe0_1_clk_src_8992;\n\t}\n\n\tregmap = qcom_cc_map(pdev, &mmcc_msm8994_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_alpha_pll_configure(&mmpll0_early, regmap, &mmpll_p_config);\n\tclk_alpha_pll_configure(&mmpll1_early, regmap, &mmpll_p_config);\n\tclk_alpha_pll_configure(&mmpll3_early, regmap, &mmpll_p_config);\n\tclk_alpha_pll_configure(&mmpll5_early, regmap, &mmpll_p_config);\n\n\treturn qcom_cc_really_probe(pdev, &mmcc_msm8994_desc, regmap);\n}\n\nstatic struct platform_driver mmcc_msm8994_driver = {\n\t.probe\t\t= mmcc_msm8994_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"mmcc-msm8994\",\n\t\t.of_match_table = mmcc_msm8994_match_table,\n\t},\n};\nmodule_platform_driver(mmcc_msm8994_driver);\n\nMODULE_DESCRIPTION(\"QCOM MMCC MSM8994 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:mmcc-msm8994\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}