Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: loopback.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "loopback.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "loopback"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : loopback
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\vhdl_stuff\loopback2\ipcore_dir\mydcm.vhd" into library work
Parsing entity <mydcm>.
Parsing architecture <xilinx> of entity <mydcm>.
Parsing VHDL file "C:\vhdl_stuff\loopback2\ipcore_dir\myram.vhd" into library work
Parsing entity <myram>.
Parsing architecture <myram_a> of entity <myram>.
Parsing VHDL file "C:\vhdl_stuff\loopback2\loopback.vhd" into library work
Parsing entity <loopback>.
Parsing architecture <Behavioral> of entity <loopback>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <loopback> (architecture <Behavioral>) from library <work>.

Elaborating entity <mydcm> (architecture <xilinx>) from library <work>.

Elaborating entity <myram> (architecture <myram_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <loopback>.
    Related source file is "C:\vhdl_stuff\loopback2\loopback.vhd".
WARNING:Xst:647 - Input <txe_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_reset_sync_l>.
    Found 1-bit register for signal <v_reset_meta_l>.
    Found 1-bit register for signal <v_reset_sync_l>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <d_lower>.
    Found 8-bit register for signal <d_upper>.
    Found 1-bit register for signal <byte_counter>.
    Found 2-bit register for signal <watch_dog_counter>.
    Found 10-bit register for signal <h_counter>.
    Found 10-bit register for signal <v_counter>.
    Found 9-bit register for signal <rgb>.
    Found 1-bit register for signal <tmp_h_sync>.
    Found 1-bit register for signal <tmp_v_sync>.
    Found 16-bit register for signal <d_addr_counter>.
    Found 1-bit register for signal <tmp_oe_l>.
    Found 1-bit register for signal <tmp_rd_l>.
    Found 16-bit register for signal <v_addr_counter>.
    Found 1-bit register for signal <d_reset_meta_l>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 28                                             |
    | Inputs             | 2                                              |
    | Outputs            | 14                                             |
    | Clock              | d_clk (rising_edge)                            |
    | Reset              | crap_d_reset_sync_l_OR_1_o (positive)          |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <watch_dog_counter[1]_GND_6_o_add_28_OUT> created at line 214.
    Found 10-bit adder for signal <h_counter[9]_GND_6_o_add_34_OUT> created at line 232.
    Found 10-bit adder for signal <v_counter[9]_GND_6_o_add_36_OUT> created at line 239.
    Found 16-bit adder for signal <d_addr_counter[15]_GND_6_o_add_45_OUT> created at line 275.
    Found 8-bit adder for signal <nxt_v_addr_counter<15:8>> created at line 347.
    Found 8-bit adder for signal <nxt_v_addr_counter<7:0>> created at line 347.
    Found 10-bit comparator lessequal for signal <n0126> created at line 349
    Found 10-bit comparator greater for signal <h_counter[9]_PWR_6_o_LessThan_99_o> created at line 349
    Found 10-bit comparator greater for signal <GND_6_o_v_counter[9]_LessThan_100_o> created at line 349
    Found 10-bit comparator greater for signal <v_counter[9]_PWR_6_o_LessThan_101_o> created at line 349
    Found 10-bit comparator lessequal for signal <h_counter[9]_GND_6_o_LessThan_102_o> created at line 351
    Found 10-bit comparator lessequal for signal <v_counter[9]_GND_6_o_LessThan_103_o> created at line 352
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <loopback> synthesized.

Synthesizing Unit <mydcm>.
    Related source file is "C:\vhdl_stuff\loopback2\ipcore_dir\mydcm.vhd".
    Summary:
	no macro.
Unit <mydcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 17
 1-bit register                                        : 9
 10-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 3
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/myram.ngc>.
