<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3780" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3780{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3780{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3780{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3780{left:69px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.13px;}
#t5_3780{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#t6_3780{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3780{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_3780{left:69px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t9_3780{left:69px;bottom:803px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_3780{left:69px;bottom:757px;letter-spacing:0.13px;}
#tb_3780{left:157px;bottom:757px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tc_3780{left:69px;bottom:734px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3780{left:69px;bottom:717px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3780{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tf_3780{left:486px;bottom:699px;}
#tg_3780{left:500px;bottom:700px;letter-spacing:-0.18px;word-spacing:-0.59px;}
#th_3780{left:69px;bottom:684px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_3780{left:69px;bottom:305px;letter-spacing:0.13px;}
#tj_3780{left:157px;bottom:305px;letter-spacing:0.11px;}
#tk_3780{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_3780{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_3780{left:69px;bottom:240px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_3780{left:69px;bottom:214px;}
#to_3780{left:95px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3780{left:69px;bottom:191px;}
#tq_3780{left:95px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3780{left:69px;bottom:168px;}
#ts_3780{left:95px;bottom:171px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tt_3780{left:95px;bottom:154px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tu_3780{left:70px;bottom:873px;letter-spacing:0.11px;word-spacing:0.03px;}
#tv_3780{left:171px;bottom:873px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tw_3780{left:188px;bottom:639px;letter-spacing:0.11px;word-spacing:-0.06px;}
#tx_3780{left:283px;bottom:639px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ty_3780{left:77px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_3780{left:173px;bottom:623px;}
#t10_3780{left:72px;bottom:393px;letter-spacing:-0.14px;}
#t11_3780{left:71px;bottom:374px;letter-spacing:-0.15px;word-spacing:1.34px;}
#t12_3780{left:86px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t13_3780{left:222px;bottom:616px;letter-spacing:-0.14px;word-spacing:-0.05px;}
#t14_3780{left:572px;bottom:616px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_3780{left:77px;bottom:592px;letter-spacing:-0.16px;}
#t16_3780{left:222px;bottom:592px;letter-spacing:-0.14px;}
#t17_3780{left:572px;bottom:580px;letter-spacing:-0.11px;}
#t18_3780{left:77px;bottom:567px;letter-spacing:-0.15px;}
#t19_3780{left:222px;bottom:567px;letter-spacing:-0.14px;}
#t1a_3780{left:77px;bottom:543px;letter-spacing:-0.16px;}
#t1b_3780{left:222px;bottom:543px;letter-spacing:-0.14px;}
#t1c_3780{left:572px;bottom:543px;letter-spacing:-0.11px;}
#t1d_3780{left:77px;bottom:519px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1e_3780{left:222px;bottom:519px;letter-spacing:-0.13px;}
#t1f_3780{left:572px;bottom:519px;letter-spacing:-0.12px;}
#t1g_3780{left:77px;bottom:494px;letter-spacing:-0.18px;}
#t1h_3780{left:222px;bottom:494px;letter-spacing:-0.15px;}
#t1i_3780{left:572px;bottom:494px;}
#t1j_3780{left:77px;bottom:470px;letter-spacing:-0.17px;}
#t1k_3780{left:222px;bottom:470px;letter-spacing:-0.15px;}
#t1l_3780{left:572px;bottom:457px;}
#t1m_3780{left:77px;bottom:445px;letter-spacing:-0.17px;}
#t1n_3780{left:222px;bottom:445px;letter-spacing:-0.15px;}
#t1o_3780{left:77px;bottom:421px;letter-spacing:-0.14px;}
#t1p_3780{left:222px;bottom:421px;letter-spacing:-0.15px;}
#t1q_3780{left:572px;bottom:421px;}
#t1r_3780{left:263px;bottom:970px;letter-spacing:0.09px;word-spacing:0.21px;}
#t1s_3780{left:263px;bottom:952px;letter-spacing:0.09px;word-spacing:0.08px;}
#t1t_3780{left:263px;bottom:933px;letter-spacing:0.09px;word-spacing:0.36px;}
#t1u_3780{left:263px;bottom:915px;letter-spacing:0.13px;word-spacing:-0.03px;}

.s1_3780{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3780{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3780{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3780{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3780{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s6_3780{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3780{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3780{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3780{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3780{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3780{font-size:15px;font-family:Arial_b5v;color:#000;}
.t.v0_3780{transform:scaleX(1.015);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3780" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3780Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3780" style="-webkit-user-select: none;"><object width="935" height="1210" data="3780/3780.svg" type="image/svg+xml" id="pdf3780" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3780" class="t s1_3780">20-72 </span><span id="t2_3780" class="t s1_3780">Vol. 3B </span>
<span id="t3_3780" class="t s2_3780">PERFORMANCE MONITORING </span>
<span id="t4_3780" class="t s3_3780">The lower half of the register is the TMA level 1 metrics (legacy). The upper half is also divided into four 8-bit fields, </span>
<span id="t5_3780" class="t s3_3780">each of which is an integer fraction of 255. Additionally, each of the new level 2 metrics in the upper half is a subset </span>
<span id="t6_3780" class="t s3_3780">of the corresponding level 1 metric in the lower half (that is, its parent node per the TMA hierarchy). This enables </span>
<span id="t7_3780" class="t s3_3780">software to deduce the other four level 2 metrics by subtracting corresponding metrics as shown in Figure 20-39. </span>
<span id="t8_3780" class="t s3_3780">The PERF_METRICS MSR and fixed-function performance-monitoring counter 3 of the core PMU feature 12 metrics </span>
<span id="t9_3780" class="t s3_3780">in total that cover all level 1 and level 2 nodes of the TMA hierarchy. </span>
<span id="ta_3780" class="t s4_3780">20.3.10.1.2 </span><span id="tb_3780" class="t s4_3780">P-core Counter Restrictions Simplification </span>
<span id="tc_3780" class="t s3_3780">The 12th generation Intel Core processor P-core allows identification of performance monitoring events with </span>
<span id="td_3780" class="t s3_3780">counter restrictions based on event encodings. The general rule is: Event Codes &lt; 0x90 are restricted to general- </span>
<span id="te_3780" class="t s3_3780">purpose performance-monitoring counters 0-3. Event Codes </span><span id="tf_3780" class="t s5_3780">≥ </span><span id="tg_3780" class="t s3_3780">0x90 are likely to have no restrictions. Table 20-51 </span>
<span id="th_3780" class="t s3_3780">lists the exceptions to this rule. </span>
<span id="ti_3780" class="t s4_3780">20.3.10.1.3 </span><span id="tj_3780" class="t s4_3780">P-core Off-core Response Facility </span>
<span id="tk_3780" class="t s3_3780">For the 12th generation Intel Core processor P-core, the Off-core Response (OCR) Facility is similar to that </span>
<span id="tl_3780" class="t s3_3780">described in Section 20.3.9.2. </span>
<span id="tm_3780" class="t s3_3780">The following enhancements are introduced for the Request_Type of MSR_OFFCORE_RSP_x: </span>
<span id="tn_3780" class="t s6_3780">• </span><span id="to_3780" class="t s3_3780">WB (bits 3 and 12): Count writeback (modified or non-modified) transactions by core caches. </span>
<span id="tp_3780" class="t s6_3780">• </span><span id="tq_3780" class="t s3_3780">HWPF_L1D (bit 10): Counts hardware generated data read prefetches targeting the L1 data cache (only). </span>
<span id="tr_3780" class="t s6_3780">• </span><span id="ts_3780" class="t s3_3780">SWPF_READ (bit 14): Counts software generated data read prefetches by the PREFETCHNTA and </span>
<span id="tt_3780" class="t s3_3780">PREFETCHT0/1/2 instructions. </span>
<span id="tu_3780" class="t s4_3780">Figure 20-39. </span><span id="tv_3780" class="t s4_3780">Deducing Implied Level 2 Metrics in the Core PMU for12th Generation Intel® Core™ Processor P-core </span>
<span id="tw_3780" class="t s4_3780">Table 20-51. </span><span id="tx_3780" class="t s4_3780">Special Performance Monitoring Events with Counter Restrictions </span>
<span id="ty_3780" class="t s7_3780">Event Encoding </span>
<span id="tz_3780" class="t s8_3780">1 </span>
<span id="t10_3780" class="t s9_3780">NOTES: </span>
<span id="t11_3780" class="t s3_3780">1. Linux perf rUUEE syntax, where UU is the Unit Mask field and EE is the Event Select (also known as Event </span>
<span id="t12_3780" class="t s3_3780">Code) field in the IA32_PERFEVTSELx MSRs. </span>
<span id="t13_3780" class="t s7_3780">Event Name </span><span id="t14_3780" class="t s7_3780">Counter Restriction </span>
<span id="t15_3780" class="t sa_3780">xx3C </span><span id="t16_3780" class="t sa_3780">CPU_CLK_UNHALTED.* </span>
<span id="t17_3780" class="t sa_3780">0-7 (No restriction for all architectural events.) </span>
<span id="t18_3780" class="t sa_3780">xx2E </span><span id="t19_3780" class="t sa_3780">LONGEST_LAT_CACHE.* </span>
<span id="t1a_3780" class="t sa_3780">xxDx </span><span id="t1b_3780" class="t sa_3780">MEM_*_RETIRED.* </span><span id="t1c_3780" class="t sa_3780">0-3 </span>
<span id="t1d_3780" class="t sa_3780">01A3, 02A3, 08A3 </span><span id="t1e_3780" class="t sa_3780">Some CYCLE_ACTIVITY sub-events </span><span id="t1f_3780" class="t sa_3780">0-3 </span>
<span id="t1g_3780" class="t sa_3780">02CD </span><span id="t1h_3780" class="t sa_3780">MEM_TRANS_RETIRED.STORE_SAMPLE </span><span id="t1i_3780" class="t sa_3780">0 </span>
<span id="t1j_3780" class="t sa_3780">04A4 </span><span id="t1k_3780" class="t sa_3780">TOPDOWN.BAD_SPEC_SLOTS </span>
<span id="t1l_3780" class="t sa_3780">0 </span>
<span id="t1m_3780" class="t sa_3780">08A4 </span><span id="t1n_3780" class="t sa_3780">TOPDOWN.BR_MISPREDICT_SLOTS </span>
<span id="t1o_3780" class="t sa_3780">xxCE </span><span id="t1p_3780" class="t sa_3780">AMX_OPS_RETIRED </span><span id="t1q_3780" class="t sa_3780">0 </span>
<span id="t1r_3780" class="t v0_3780 sb_3780">Light_Operations = Retiring - Heavy_Operations </span>
<span id="t1s_3780" class="t v0_3780 sb_3780">Machine_Clears = Bad_Speculation - Branch_Mispredicts </span>
<span id="t1t_3780" class="t v0_3780 sb_3780">Fetch_Bandwidth = Frontend_Bound - Fetch_Latency </span>
<span id="t1u_3780" class="t v0_3780 sb_3780">Core_Bound = Backend_Bound - Memory_Bound </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
