library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity toplevel is 
	port(
		HEX1 : out std_logic_vector(6 downto 0);
		HEX2 : out 
	);
end entity;