#! 
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\OHIMSW~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000226f2f0a970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000226f2f0ab00 .scope module, "tb_top" "tb_top" 3 4;
 .timescale -9 -12;
v00000226f2efd790_0 .net "_0a", 0 0, L_00000226f2f06f10;  1 drivers
v00000226f2f06bf0_0 .net "_2a", 0 0, L_00000226f2f07050;  1 drivers
v00000226f2f075f0_0 .net "_3b", 0 0, L_00000226f2f06d30;  1 drivers
v00000226f2f061f0_0 .net "_45a", 0 0, L_00000226f2f06510;  1 drivers
v00000226f2f072d0_0 .net "_48b", 0 0, L_00000226f2f06b50;  1 drivers
v00000226f2f08090_0 .net "_49a", 0 0, L_00000226f2f07870;  1 drivers
v00000226f2f06290_0 .net "_4a", 0 0, L_00000226f2f07e10;  1 drivers
v00000226f2f06fb0_0 .net "_5a", 0 0, L_00000226f2f06330;  1 drivers
v00000226f2f06ab0_0 .net "_6a", 0 0, L_00000226f2f06dd0;  1 drivers
v00000226f2f07690_0 .net "_9b", 0 0, L_00000226f2f07af0;  1 drivers
v00000226f2f06c90_0 .var "clk", 0 0;
S_00000226f2f0ac90 .scope module, "uut" "top" 3 21, 4 3 0, S_00000226f2f0ab00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "_9b";
    .port_info 2 /OUTPUT 1 "_6a";
    .port_info 3 /OUTPUT 1 "_4a";
    .port_info 4 /OUTPUT 1 "_2a";
    .port_info 5 /OUTPUT 1 "_0a";
    .port_info 6 /OUTPUT 1 "_5a";
    .port_info 7 /OUTPUT 1 "_3b";
    .port_info 8 /OUTPUT 1 "_49a";
    .port_info 9 /OUTPUT 1 "_45a";
    .port_info 10 /OUTPUT 1 "_48b";
L_00000226f2f12e00 .functor BUFZ 10, L_00000226f2f077d0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00000226f2efd3d0_0 .net "_0a", 0 0, L_00000226f2f06f10;  alias, 1 drivers
v00000226f2efd0b0_0 .net "_2a", 0 0, L_00000226f2f07050;  alias, 1 drivers
v00000226f2efd1f0_0 .net "_3b", 0 0, L_00000226f2f06d30;  alias, 1 drivers
v00000226f2efdbf0_0 .net "_45a", 0 0, L_00000226f2f06510;  alias, 1 drivers
v00000226f2efd470_0 .net "_48b", 0 0, L_00000226f2f06b50;  alias, 1 drivers
v00000226f2efdc90_0 .net "_49a", 0 0, L_00000226f2f07870;  alias, 1 drivers
v00000226f2efcd90_0 .net "_4a", 0 0, L_00000226f2f07e10;  alias, 1 drivers
v00000226f2efce30_0 .net "_5a", 0 0, L_00000226f2f06330;  alias, 1 drivers
v00000226f2efd8d0_0 .net "_6a", 0 0, L_00000226f2f06dd0;  alias, 1 drivers
v00000226f2efd510_0 .net "_9b", 0 0, L_00000226f2f07af0;  alias, 1 drivers
v00000226f2efced0_0 .net *"_ivl_14", 9 0, L_00000226f2f12e00;  1 drivers
v00000226f2efd010_0 .net "clk", 0 0, v00000226f2f06c90_0;  1 drivers
v00000226f2efd330_0 .var "counter", 8 0;
v00000226f2efd290_0 .net "data", 9 0, L_00000226f2f077d0;  1 drivers
v00000226f2efd5b0_0 .var "quarter_address", 6 0;
v00000226f2efd6f0_0 .net "quarter_data", 8 0, v00000226f2efd970_0;  1 drivers
v00000226f2efd650_0 .var "sign", 0 0;
E_00000226f2efdde0 .event anyedge, v00000226f2efd330_0;
L_00000226f2f077d0 .concat [ 9 1 0 0], v00000226f2efd970_0, v00000226f2efd650_0;
L_00000226f2f06b50 .part L_00000226f2f12e00, 9, 1;
L_00000226f2f06510 .part L_00000226f2f12e00, 8, 1;
L_00000226f2f07870 .part L_00000226f2f12e00, 7, 1;
L_00000226f2f06d30 .part L_00000226f2f12e00, 6, 1;
L_00000226f2f06330 .part L_00000226f2f12e00, 5, 1;
L_00000226f2f06f10 .part L_00000226f2f12e00, 4, 1;
L_00000226f2f07050 .part L_00000226f2f12e00, 3, 1;
L_00000226f2f07e10 .part L_00000226f2f12e00, 2, 1;
L_00000226f2f06dd0 .part L_00000226f2f12e00, 1, 1;
L_00000226f2f07af0 .part L_00000226f2f12e00, 0, 1;
S_00000226f2f11fe0 .scope autofunction.vec4.s7, "lower7" "lower7" 4 18, 4 18 0, S_00000226f2f0ac90;
 .timescale -9 -12;
; Variable lower7 is vec4 return value of scope S_00000226f2f11fe0
v00000226f2efd150_0 .var "x", 8 0;
TD_tb_top.uut.lower7 ;
    %load/vec4 v00000226f2efd150_0;
    %load/vec4 v00000226f2efd150_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %sub;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to lower7 (store_vec4_to_lval)
    %end;
S_00000226f2f12170 .scope module, "u1" "memory_quarter" 4 56, 5 1 0, S_00000226f2f0ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "read_address";
    .port_info 2 /OUTPUT 9 "read_data";
P_00000226f2efde20 .param/str "INIT_FILE" 0 5 2, "sine_quarter.txt";
v00000226f2efd830_0 .net "clk", 0 0, v00000226f2f06c90_0;  alias, 1 drivers
v00000226f2efdb50_0 .net "read_address", 6 0, v00000226f2efd5b0_0;  1 drivers
v00000226f2efd970_0 .var "read_data", 8 0;
v00000226f2efcf70 .array "sample_memory", 127 0, 8 0;
E_00000226f2efe9e0 .event posedge, v00000226f2efd830_0;
    .scope S_00000226f2f12170;
T_1 ;
    %vpi_call/w 5 14 "$readmemh", P_00000226f2efde20, v00000226f2efcf70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000226f2f12170;
T_2 ;
    %wait E_00000226f2efe9e0;
    %load/vec4 v00000226f2efdb50_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v00000226f2efcf70, 4;
    %assign/vec4 v00000226f2efd970_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000226f2f0ac90;
T_3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v00000226f2efd330_0, 0, 9;
    %end;
    .thread T_3, $init;
    .scope S_00000226f2f0ac90;
T_4 ;
    %wait E_00000226f2efe9e0;
    %load/vec4 v00000226f2efd330_0;
    %addi 1, 0, 9;
    %assign/vec4 v00000226f2efd330_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000226f2f0ac90;
T_5 ;
Ewait_0 .event/or E_00000226f2efdde0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000226f2efd330_0;
    %cmpi/u 128, 0, 9;
    %jmp/0xz  T_5.0, 5;
    %alloc S_00000226f2f11fe0;
    %load/vec4 v00000226f2efd330_0;
    %store/vec4 v00000226f2efd150_0, 0, 9;
    %callf/vec4 TD_tb_top.uut.lower7, S_00000226f2f11fe0;
    %free S_00000226f2f11fe0;
    %store/vec4 v00000226f2efd5b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226f2efd650_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000226f2efd330_0;
    %cmpi/u 256, 0, 9;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 127, 0, 9;
    %load/vec4 v00000226f2efd330_0;
    %subi 128, 0, 9;
    %sub;
    %pad/u 7;
    %store/vec4 v00000226f2efd5b0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226f2efd650_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000226f2efd330_0;
    %cmpi/u 384, 0, 9;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v00000226f2efd330_0;
    %subi 256, 0, 9;
    %pad/u 7;
    %store/vec4 v00000226f2efd5b0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226f2efd650_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 127, 0, 9;
    %load/vec4 v00000226f2efd330_0;
    %subi 384, 0, 9;
    %sub;
    %pad/u 7;
    %store/vec4 v00000226f2efd5b0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000226f2efd650_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000226f2f0ab00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000226f2f06c90_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v00000226f2f06c90_0;
    %inv;
    %store/vec4 v00000226f2f06c90_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000226f2f0ab00;
T_7 ;
    %vpi_call/w 3 43 "$dumpfile", "tb_top.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000226f2f0ab00 {0 0 0};
    %delay 6000000, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sine_tb.sv";
    "./sine.sv";
    "./memory_quarter.sv";
