{
    "DESIGN_NAME": "EF_UART",
    "VERILOG_FILES": [
        "dir::./src/hdl/rtl/EF_UART.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10,
    "FP_CORE_UTIL": 70
}
