

================================================================
== Vivado HLS Report for 'layer1'
================================================================
* Date:           Fri Dec 15 20:46:54 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.723|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  477|  31355889|  477|  31355889|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+--------+----------+-------------+-----------+-----------+------+----------+
        |                  |      Latency      |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min  |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------+--------+----------+-------------+-----------+-----------+------+----------+
        |- Loop 1          |     476|  31355888|  7 ~ 461116 |          -|          -|    68|    no    |
        | + Loop 1.1       |     273|       273|            3|          1|          1|   272|    yes   |
        | + Loop 1.2       |      64|        64|            2|          1|          1|    64|    yes   |
        | + Loop 1.3       |       2|         2|            2|          1|          1|     2|    yes   |
        | + Loop 1.4       |       2|         2|            2|          1|          1|     2|    yes   |
        | + Loop 1.5       |     128|       128|            2|          -|          -|    64|    no    |
        | + Loop 1.6       |       2|         2|            2|          1|          1|     2|    yes   |
        | + Loop 1.7       |       2|         2|            2|          1|          1|     2|    yes   |
        | + Loop 1.8       |      68|        68|            2|          1|          1|    68|    yes   |
        | + Loop 1.9       |      68|        68|            2|          1|          1|    68|    yes   |
        | + Loop 1.10      |  191688|    460488| 3423 ~ 8223 |          -|          -|    56|    no    |
        |  ++ Loop 1.10.1  |      25|        25|            2|          1|          1|    25|    yes   |
        |  ++ Loop 1.10.2  |     192|       192|            3|          -|          -|    64|    no    |
        +------------------+--------+----------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 9
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
  Pipeline-2 : II = 1, D = 2, States = { 10 11 }
  Pipeline-3 : II = 1, D = 2, States = { 13 14 }
  Pipeline-4 : II = 1, D = 2, States = { 18 19 }
  Pipeline-5 : II = 1, D = 2, States = { 21 22 }
  Pipeline-6 : II = 1, D = 2, States = { 24 25 }
  Pipeline-7 : II = 1, D = 2, States = { 27 28 }
  Pipeline-8 : II = 1, D = 2, States = { 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 15 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 23 16 
16 --> 17 18 
17 --> 16 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 26 24 
24 --> 26 25 
25 --> 24 
26 --> 29 27 
27 --> 29 28 
28 --> 27 
29 --> 30 
30 --> 31 2 
31 --> 33 32 
32 --> 31 
33 --> 34 
34 --> 35 
35 --> 36 30 
36 --> 37 
37 --> 35 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V, [5 x i8]* @p_str55, i32 1, i32 1, [5 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%subfilter_layer_V = alloca [25 x i7], align 1" [FSRCNN_V1/FSRCNN.cpp:172]   --->   Operation 46 'alloca' 'subfilter_layer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%correlate_img = alloca [64 x i12], align 2"   --->   Operation 47 'alloca' 'correlate_img' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%out_layer_valid_V = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:174]   --->   Operation 48 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_data_V = alloca [340 x i32], align 4" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 49 'alloca' 'buffer_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_8 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 50 'getelementptr' 'buffer_data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_10 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 51 'getelementptr' 'buffer_data_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buffer_keep_V = alloca [340 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 52 'alloca' 'buffer_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_8 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 53 'getelementptr' 'buffer_keep_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_10 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 54 'getelementptr' 'buffer_keep_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_strb_V = alloca [340 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 55 'alloca' 'buffer_strb_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_8 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 56 'getelementptr' 'buffer_strb_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_10 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 57 'getelementptr' 'buffer_strb_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_user_V = alloca [340 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 58 'alloca' 'buffer_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_8 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 59 'getelementptr' 'buffer_user_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_10 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 60 'getelementptr' 'buffer_user_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_last_V = alloca [340 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 61 'alloca' 'buffer_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_8 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 62 'getelementptr' 'buffer_last_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_10 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 63 'getelementptr' 'buffer_last_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_id_V = alloca [340 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 64 'alloca' 'buffer_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_8 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 65 'getelementptr' 'buffer_id_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_10 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 66 'getelementptr' 'buffer_id_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_dest_V = alloca [340 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:176]   --->   Operation 67 'alloca' 'buffer_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_8 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 274" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 68 'getelementptr' 'buffer_dest_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_10 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 337" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 69 'getelementptr' 'buffer_dest_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%img_channel_V = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:177]   --->   Operation 70 'alloca' 'img_channel_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%img_channel_V_addr = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 274" [FSRCNN_V1/FSRCNN.cpp:233]   --->   Operation 71 'getelementptr' 'img_channel_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%img_channel_V_addr_1 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 337" [FSRCNN_V1/FSRCNN.cpp:240]   --->   Operation 72 'getelementptr' 'img_channel_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader831" [FSRCNN_V1/FSRCNN.cpp:178]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ %row_idx, %.loopexit ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 74 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln178 = icmp eq i7 %row_idx_0, -60" [FSRCNN_V1/FSRCNN.cpp:178]   --->   Operation 75 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 76 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:178]   --->   Operation 77 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %4, label %0" [FSRCNN_V1/FSRCNN.cpp:178]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.48ns)   --->   "%icmp_ln181 = icmp ugt i7 %row_idx_0, 4" [FSRCNN_V1/FSRCNN.cpp:181]   --->   Operation 79 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln178)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %.preheader828.preheader, label %.loopexit830" [FSRCNN_V1/FSRCNN.cpp:181]   --->   Operation 80 'br' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader828" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 81 'br' <Predicate = (!icmp_ln178 & icmp_ln181)> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:292]   --->   Operation 82 'ret' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.72>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %add_ln183, %hls_label_2 ], [ 0, %.preheader828.preheader ]" [FSRCNN_V1/FSRCNN.cpp:183]   --->   Operation 83 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_line_0 = phi i3 [ %select_ln188_1, %hls_label_2 ], [ 0, %.preheader828.preheader ]" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 84 'phi' 'buffer_line_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_col_0 = phi i7 [ %buffer_col, %hls_label_2 ], [ 0, %.preheader828.preheader ]"   --->   Operation 85 'phi' 'buffer_col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.65ns)   --->   "%buffer_line = add i3 %buffer_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 86 'add' 'buffer_line' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.66ns)   --->   "%icmp_ln183 = icmp eq i9 %indvar_flatten, -240" [FSRCNN_V1/FSRCNN.cpp:183]   --->   Operation 87 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.82ns)   --->   "%add_ln183 = add i9 %indvar_flatten, 1" [FSRCNN_V1/FSRCNN.cpp:183]   --->   Operation 88 'add' 'add_ln183' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln183, label %.loopexit830.loopexit, label %hls_label_2" [FSRCNN_V1/FSRCNN.cpp:183]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.48ns)   --->   "%icmp_ln185 = icmp eq i7 %buffer_col_0, -60" [FSRCNN_V1/FSRCNN.cpp:185]   --->   Operation 90 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln183)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns)   --->   "%select_ln188 = select i1 %icmp_ln185, i7 0, i7 %buffer_col_0" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 91 'select' 'select_ln188' <Predicate = (!icmp_ln183)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.98ns)   --->   "%select_ln188_1 = select i1 %icmp_ln185, i3 %buffer_line, i3 %buffer_line_0" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 92 'select' 'select_ln188_1' <Predicate = (!icmp_ln183)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln188_1, i6 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 93 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i9 %tmp_64 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 94 'zext' 'zext_ln321' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln188_1, i2 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 95 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln321_334 = zext i5 %tmp_65 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 96 'zext' 'zext_ln321_334' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i14 %zext_ln321, %zext_ln321_334" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 97 'add' 'add_ln321' <Predicate = (!icmp_ln183)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (1.65ns)   --->   "%add_ln188 = add i3 %buffer_line_0, 2" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 98 'add' 'add_ln188' <Predicate = (!icmp_ln183)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.98ns)   --->   "%select_ln188_2 = select i1 %icmp_ln185, i3 %add_ln188, i3 %buffer_line" [FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 99 'select' 'select_ln188_2' <Predicate = (!icmp_ln183)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_66 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %select_ln188_2, i6 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 100 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln321_335 = zext i9 %tmp_66 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 101 'zext' 'zext_ln321_335' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln188_2, i2 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 102 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln321_336 = zext i5 %tmp_67 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 103 'zext' 'zext_ln321_336' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_263 = add i14 %zext_ln321_335, %zext_ln321_336" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 104 'add' 'add_ln321_263' <Predicate = (!icmp_ln183)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln321_337 = zext i7 %select_ln188 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 105 'zext' 'zext_ln321_337' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln321_264 = add i14 %zext_ln321_337, %add_ln321_263" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 106 'add' 'add_ln321_264' <Predicate = (!icmp_ln183)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln321_338 = zext i14 %add_ln321_264 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 107 'zext' 'zext_ln321_338' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln321_265 = add i14 %zext_ln321_337, %add_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 108 'add' 'add_ln321_265' <Predicate = (!icmp_ln183)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%buffer_user_V_addr = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 109 'getelementptr' 'buffer_user_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buffer_last_V_addr = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 110 'getelementptr' 'buffer_last_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%buffer_id_V_addr = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 111 'getelementptr' 'buffer_id_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 112 'getelementptr' 'buffer_dest_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (2.36ns)   --->   "%buffer_user_V_load = load i1* %buffer_user_V_addr, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 113 'load' 'buffer_user_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_3 : Operation 114 [2/2] (2.36ns)   --->   "%buffer_last_V_load = load i1* %buffer_last_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 114 'load' 'buffer_last_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_3 : Operation 115 [2/2] (2.36ns)   --->   "%buffer_id_V_load = load i1* %buffer_id_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 115 'load' 'buffer_id_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_3 : Operation 116 [2/2] (2.36ns)   --->   "%buffer_dest_V_load = load i1* %buffer_dest_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 116 'load' 'buffer_dest_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_3 : Operation 117 [1/1] (1.87ns)   --->   "%buffer_col = add i7 %select_ln188, 1" [FSRCNN_V1/FSRCNN.cpp:185]   --->   Operation 117 'add' 'buffer_col' <Predicate = (!icmp_ln183)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.73>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%buffer_data_V_addr = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 118 'getelementptr' 'buffer_data_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln321_339 = zext i14 %add_ln321_265 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 119 'zext' 'zext_ln321_339' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 120 'getelementptr' 'buffer_keep_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 121 'getelementptr' 'buffer_strb_V_addr' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_1 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 122 'getelementptr' 'buffer_user_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_1 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 123 'getelementptr' 'buffer_last_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_1 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 124 'getelementptr' 'buffer_id_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_1 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 125 'getelementptr' 'buffer_dest_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%img_channel_V_addr_2 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_338" [FSRCNN_V1/FSRCNN.cpp:189]   --->   Operation 126 'getelementptr' 'img_channel_V_addr_2' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (3.25ns)   --->   "%buffer_data_V_load = load i32* %buffer_data_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 127 'load' 'buffer_data_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%buffer_keep_V_load = load i4* %buffer_keep_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 128 'load' 'buffer_keep_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 129 [2/2] (3.25ns)   --->   "%buffer_strb_V_load = load i4* %buffer_strb_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 129 'load' 'buffer_strb_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 130 [1/2] (2.36ns)   --->   "%buffer_user_V_load = load i1* %buffer_user_V_addr, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 130 'load' 'buffer_user_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 131 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load, i1* %buffer_user_V_addr_1, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 131 'store' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 132 [1/2] (2.36ns)   --->   "%buffer_last_V_load = load i1* %buffer_last_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 132 'load' 'buffer_last_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 133 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load, i1* %buffer_last_V_addr_1, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 133 'store' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 134 [1/2] (2.36ns)   --->   "%buffer_id_V_load = load i1* %buffer_id_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 134 'load' 'buffer_id_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 135 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load, i1* %buffer_id_V_addr_1, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 135 'store' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 136 [1/2] (2.36ns)   --->   "%buffer_dest_V_load = load i1* %buffer_dest_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 136 'load' 'buffer_dest_V_load' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 137 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load, i1* %buffer_dest_V_addr_1, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 137 'store' <Predicate = (!icmp_ln183)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%img_channel_V_load = load i12* %img_channel_V_addr_2, align 2" [FSRCNN_V1/FSRCNN.cpp:189]   --->   Operation 138 'load' 'img_channel_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 272, i64 272, i64 272)"   --->   Operation 139 'speclooptripcount' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [FSRCNN_V1/FSRCNN.cpp:186]   --->   Operation 140 'specregionbegin' 'tmp' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:187]   --->   Operation 141 'specpipeline' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_1 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 142 'getelementptr' 'buffer_data_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_1 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 143 'getelementptr' 'buffer_keep_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_1 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 144 'getelementptr' 'buffer_strb_V_addr_1' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%img_channel_V_addr_3 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_339" [FSRCNN_V1/FSRCNN.cpp:189]   --->   Operation 145 'getelementptr' 'img_channel_V_addr_3' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%buffer_data_V_load = load i32* %buffer_data_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 146 'load' 'buffer_data_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 147 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load, i32* %buffer_data_V_addr_1, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 147 'store' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%buffer_keep_V_load = load i4* %buffer_keep_V_addr, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 148 'load' 'buffer_keep_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 149 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load, i4* %buffer_keep_V_addr_1, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 149 'store' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%buffer_strb_V_load = load i4* %buffer_strb_V_addr, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 150 'load' 'buffer_strb_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 151 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load, i4* %buffer_strb_V_addr_1, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188]   --->   Operation 151 'store' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 152 [1/2] (3.25ns)   --->   "%img_channel_V_load = load i12* %img_channel_V_addr_2, align 2" [FSRCNN_V1/FSRCNN.cpp:189]   --->   Operation 152 'load' 'img_channel_V_load' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 153 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load, i12* %img_channel_V_addr_3, align 2" [FSRCNN_V1/FSRCNN.cpp:189]   --->   Operation 153 'store' <Predicate = (!icmp_ln183)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:190]   --->   Operation 154 'specregionend' 'empty' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader828" [FSRCNN_V1/FSRCNN.cpp:185]   --->   Operation 155 'br' <Predicate = (!icmp_ln183)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.42>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "br label %.loopexit830"   --->   Operation 156 'br' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.48ns)   --->   "%icmp_ln195 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 157 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %icmp_ln195, label %.loopexit830._crit_edge, label %1" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.48ns)   --->   "%icmp_ln195_1 = icmp ugt i7 %row_idx_0, 2" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 159 'icmp' 'icmp_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_68 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 160 'partselect' 'tmp_68' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.36ns)   --->   "%icmp_ln195_2 = icmp eq i5 %tmp_68, 0" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 161 'icmp' 'icmp_ln195_2' <Predicate = (!icmp_ln195)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.97ns)   --->   "%and_ln195 = and i1 %icmp_ln195_1, %icmp_ln195_2" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 162 'and' 'and_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %and_ln195, label %.loopexit830._crit_edge, label %.loopexit826" [FSRCNN_V1/FSRCNN.cpp:195]   --->   Operation 163 'br' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 164 'bitconcatenate' 'tmp_118' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln321_340 = zext i13 %tmp_118 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 165 'zext' 'zext_ln321_340' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_119 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 166 'bitconcatenate' 'tmp_119' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln321_341 = zext i9 %tmp_119 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 167 'zext' 'zext_ln321_341' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (1.67ns)   --->   "%add_ln321_266 = add i14 %zext_ln321_341, %zext_ln321_340" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 168 'add' 'add_ln321_266' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%or_ln321 = or i14 %add_ln321_266, 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 169 'or' 'or_ln321' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln321_342 = zext i14 %or_ln321 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 170 'zext' 'zext_ln321_342' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_3 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 171 'getelementptr' 'buffer_data_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.81ns)   --->   "%add_ln321_267 = add i14 %add_ln321_266, 65" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 172 'add' 'add_ln321_267' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i14 %add_ln321_267 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 173 'sext' 'sext_ln321' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_5 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 174 'getelementptr' 'buffer_data_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_3 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 175 'getelementptr' 'buffer_keep_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_5 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 176 'getelementptr' 'buffer_keep_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_3 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 177 'getelementptr' 'buffer_strb_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_5 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 178 'getelementptr' 'buffer_strb_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_3 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 179 'getelementptr' 'buffer_user_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_5 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 180 'getelementptr' 'buffer_user_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_3 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 181 'getelementptr' 'buffer_last_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_5 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 182 'getelementptr' 'buffer_last_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_3 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 183 'getelementptr' 'buffer_id_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_5 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 184 'getelementptr' 'buffer_id_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_3 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 185 'getelementptr' 'buffer_dest_V_addr_3' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_5 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 186 'getelementptr' 'buffer_dest_V_addr_5' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%img_channel_V_addr_4 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_342" [FSRCNN_V1/FSRCNN.cpp:209]   --->   Operation 187 'getelementptr' 'img_channel_V_addr_4' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%img_channel_V_addr_6 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %sext_ln321" [FSRCNN_V1/FSRCNN.cpp:216]   --->   Operation 188 'getelementptr' 'img_channel_V_addr_6' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:198]   --->   Operation 189 'br' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 6.38>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%buffer_col14_0 = phi i7 [ 2, %.loopexit830._crit_edge ], [ %buffer_col_1, %hls_label_3 ]"   --->   Operation 190 'phi' 'buffer_col14_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.48ns)   --->   "%icmp_ln198 = icmp eq i7 %buffer_col14_0, -62" [FSRCNN_V1/FSRCNN.cpp:198]   --->   Operation 191 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 192 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln198, label %.preheader827.preheader, label %hls_label_3" [FSRCNN_V1/FSRCNN.cpp:198]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln321_343 = zext i7 %buffer_col14_0 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 194 'zext' 'zext_ln321_343' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (1.81ns)   --->   "%add_ln321_268 = add i14 %zext_ln321_343, %add_ln321_266" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 195 'add' 'add_ln321_268' <Predicate = (!icmp_ln198)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln321_344 = zext i14 %add_ln321_268 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 196 'zext' 'zext_ln321_344' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_2 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 197 'getelementptr' 'buffer_data_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_2 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 198 'getelementptr' 'buffer_keep_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_2 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 199 'getelementptr' 'buffer_strb_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_2 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 200 'getelementptr' 'buffer_user_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_2 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 201 'getelementptr' 'buffer_last_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_2 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 202 'getelementptr' 'buffer_id_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_2 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 203 'getelementptr' 'buffer_dest_V_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%empty_92 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 204 'read' 'empty_92' <Predicate = (!icmp_ln198)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_data_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 0" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 205 'extractvalue' 'tmp_data_V_16' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 1" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 206 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 2" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 207 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 3" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 208 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 4" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 209 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 5" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 210 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_92, 6" [FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 211 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V_16, i32* %buffer_data_V_addr_2, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 212 'store' <Predicate = (!icmp_ln198)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 213 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %buffer_keep_V_addr_2, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 213 'store' <Predicate = (!icmp_ln198)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 214 [1/1] (3.25ns)   --->   "store i4 %tmp_strb_V, i4* %buffer_strb_V_addr_2, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 214 'store' <Predicate = (!icmp_ln198)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 215 [1/1] (2.36ns)   --->   "store i1 %tmp_user_V, i1* %buffer_user_V_addr_2, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 215 'store' <Predicate = (!icmp_ln198)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 216 [1/1] (2.36ns)   --->   "store i1 %tmp_last_V, i1* %buffer_last_V_addr_2, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 216 'store' <Predicate = (!icmp_ln198)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 217 [1/1] (2.36ns)   --->   "store i1 %tmp_id_V, i1* %buffer_id_V_addr_2, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 217 'store' <Predicate = (!icmp_ln198)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 218 [1/1] (2.36ns)   --->   "store i1 %tmp_dest_V, i1* %buffer_dest_V_addr_2, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:201]   --->   Operation 218 'store' <Predicate = (!icmp_ln198)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i32 %tmp_data_V_16 to i8" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 219 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%t_V = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln731, i4 0)" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 220 'bitconcatenate' 't_V' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i12 %t_V to i26" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 221 'sext' 'sext_ln1148' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1148 = mul i26 %sext_ln1148, 4113" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 222 'mul' 'mul_ln1148' <Predicate = (!icmp_ln198)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i26 %mul_ln1148 to i25" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 223 'trunc' 'trunc_ln1148' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_data_V_16, i32 7)" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 224 'bitselect' 'tmp_69' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_71 = call i6 @_ssdm_op_PartSelect.i6.i26.i32.i32(i26 %mul_ln1148, i32 20, i32 25)" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 225 'partselect' 'tmp_71' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (1.87ns)   --->   "%buffer_col_1 = add i7 %buffer_col14_0, 1" [FSRCNN_V1/FSRCNN.cpp:198]   --->   Operation 226 'add' 'buffer_col_1' <Predicate = (!icmp_ln198)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 8.67>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [FSRCNN_V1/FSRCNN.cpp:199]   --->   Operation 227 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:200]   --->   Operation 228 'specpipeline' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%img_channel_V_addr_5 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_344" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 229 'getelementptr' 'img_channel_V_addr_5' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (2.34ns)   --->   "%sub_ln1148 = sub i25 0, %trunc_ln1148" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 230 'sub' 'sub_ln1148' <Predicate = (!icmp_ln198 & tmp_69)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%tmp_70 = call i5 @_ssdm_op_PartSelect.i5.i25.i32.i32(i25 %sub_ln1148, i32 20, i32 24)" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 231 'partselect' 'tmp_70' <Predicate = (!icmp_ln198 & tmp_69)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%sext_ln1148_1 = sext i5 %tmp_70 to i12" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 232 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln198 & tmp_69)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i6 %tmp_71 to i12" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 233 'sext' 'sext_ln1148_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_1)   --->   "%select_ln1148 = select i1 %tmp_69, i12 %sext_ln1148_1, i12 %sext_ln1148_2" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 234 'select' 'select_ln1148' <Predicate = (!icmp_ln198 & tmp_69)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln1148_1 = sub i12 0, %select_ln1148" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 235 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln198 & tmp_69)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (1.24ns)   --->   "%select_ln1148_1 = select i1 %tmp_69, i12 %sub_ln1148_1, i12 %sext_ln1148_2" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 236 'select' 'select_ln1148_1' <Predicate = (!icmp_ln198)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (3.25ns)   --->   "store i12 %select_ln1148_1, i12* %img_channel_V_addr_5, align 2" [FSRCNN_V1/FSRCNN.cpp:202]   --->   Operation 237 'store' <Predicate = (!icmp_ln198)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:203]   --->   Operation 238 'specregionend' 'empty_93' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:198]   --->   Operation 239 'br' <Predicate = (!icmp_ln198)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 240 [1/1] (1.76ns)   --->   "br label %.preheader827" [FSRCNN_V1/FSRCNN.cpp:205]   --->   Operation 240 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 6> <Delay = 3.25>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%buffer_col15_0 = phi i2 [ %buffer_col_2, %hls_label_4 ], [ 0, %.preheader827.preheader ]"   --->   Operation 241 'phi' 'buffer_col15_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.95ns)   --->   "%icmp_ln205 = icmp eq i2 %buffer_col15_0, -2" [FSRCNN_V1/FSRCNN.cpp:205]   --->   Operation 242 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 243 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (1.56ns)   --->   "%buffer_col_2 = add i2 %buffer_col15_0, 1" [FSRCNN_V1/FSRCNN.cpp:205]   --->   Operation 244 'add' 'buffer_col_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %icmp_ln205, label %.preheader825.preheader, label %hls_label_4" [FSRCNN_V1/FSRCNN.cpp:205]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i14 %add_ln321_266 to i2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 246 'trunc' 'trunc_ln321' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.97ns)   --->   "%or_ln321_3 = or i2 %trunc_ln321, %buffer_col15_0" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 247 'or' 'or_ln321_3' <Predicate = (!icmp_ln205)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [2/2] (3.25ns)   --->   "%buffer_data_V_load_1 = load i32* %buffer_data_V_addr_3, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 248 'load' 'buffer_data_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 249 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_1 = load i4* %buffer_keep_V_addr_3, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 249 'load' 'buffer_keep_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 250 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_1 = load i4* %buffer_strb_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 250 'load' 'buffer_strb_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 251 [2/2] (2.36ns)   --->   "%buffer_user_V_load_1 = load i1* %buffer_user_V_addr_3, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 251 'load' 'buffer_user_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 252 [2/2] (2.36ns)   --->   "%buffer_last_V_load_1 = load i1* %buffer_last_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 252 'load' 'buffer_last_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 253 [2/2] (2.36ns)   --->   "%buffer_id_V_load_1 = load i1* %buffer_id_V_addr_3, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 253 'load' 'buffer_id_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 254 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_1 = load i1* %buffer_dest_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 254 'load' 'buffer_dest_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_10 : Operation 255 [2/2] (3.25ns)   --->   "%img_channel_V_load_1 = load i12* %img_channel_V_addr_4, align 4" [FSRCNN_V1/FSRCNN.cpp:209]   --->   Operation 255 'load' 'img_channel_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 11 <SV = 7> <Delay = 6.50>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [FSRCNN_V1/FSRCNN.cpp:206]   --->   Operation 256 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:207]   --->   Operation 257 'specpipeline' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_72 = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %add_ln321_266, i32 2, i32 13)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 258 'partselect' 'tmp_72' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_73 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_72, i2 %or_ln321_3)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 259 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln321_345 = zext i14 %tmp_73 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 260 'zext' 'zext_ln321_345' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_4 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 261 'getelementptr' 'buffer_data_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_4 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 262 'getelementptr' 'buffer_keep_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_4 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 263 'getelementptr' 'buffer_strb_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_4 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 264 'getelementptr' 'buffer_user_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_4 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 265 'getelementptr' 'buffer_last_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_4 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 266 'getelementptr' 'buffer_id_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_4 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 267 'getelementptr' 'buffer_dest_V_addr_4' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%img_channel_V_addr_7 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_345" [FSRCNN_V1/FSRCNN.cpp:209]   --->   Operation 268 'getelementptr' 'img_channel_V_addr_7' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 269 [1/2] (3.25ns)   --->   "%buffer_data_V_load_1 = load i32* %buffer_data_V_addr_3, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 269 'load' 'buffer_data_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 270 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_1, i32* %buffer_data_V_addr_4, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 270 'store' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 271 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_1 = load i4* %buffer_keep_V_addr_3, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 271 'load' 'buffer_keep_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 272 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_1, i4* %buffer_keep_V_addr_4, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 272 'store' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 273 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_1 = load i4* %buffer_strb_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 273 'load' 'buffer_strb_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 274 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_1, i4* %buffer_strb_V_addr_4, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 274 'store' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 275 [1/2] (2.36ns)   --->   "%buffer_user_V_load_1 = load i1* %buffer_user_V_addr_3, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 275 'load' 'buffer_user_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 276 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_1, i1* %buffer_user_V_addr_4, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 276 'store' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 277 [1/2] (2.36ns)   --->   "%buffer_last_V_load_1 = load i1* %buffer_last_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 277 'load' 'buffer_last_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 278 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_1, i1* %buffer_last_V_addr_4, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 278 'store' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 279 [1/2] (2.36ns)   --->   "%buffer_id_V_load_1 = load i1* %buffer_id_V_addr_3, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 279 'load' 'buffer_id_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 280 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_1, i1* %buffer_id_V_addr_4, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 280 'store' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 281 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_1 = load i1* %buffer_dest_V_addr_3, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 281 'load' 'buffer_dest_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 282 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_1, i1* %buffer_dest_V_addr_4, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208]   --->   Operation 282 'store' <Predicate = (!icmp_ln205)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 283 [1/2] (3.25ns)   --->   "%img_channel_V_load_1 = load i12* %img_channel_V_addr_4, align 4" [FSRCNN_V1/FSRCNN.cpp:209]   --->   Operation 283 'load' 'img_channel_V_load_1' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 284 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_1, i12* %img_channel_V_addr_7, align 2" [FSRCNN_V1/FSRCNN.cpp:209]   --->   Operation 284 'store' <Predicate = (!icmp_ln205)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_37)" [FSRCNN_V1/FSRCNN.cpp:210]   --->   Operation 285 'specregionend' 'empty_94' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "br label %.preheader827" [FSRCNN_V1/FSRCNN.cpp:205]   --->   Operation 286 'br' <Predicate = (!icmp_ln205)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 287 [1/1] (1.76ns)   --->   "br label %.preheader825" [FSRCNN_V1/FSRCNN.cpp:212]   --->   Operation 287 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%buffer_col16_0 = phi i7 [ %buffer_col_3, %hls_label_5 ], [ -62, %.preheader825.preheader ]"   --->   Operation 288 'phi' 'buffer_col16_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (1.48ns)   --->   "%icmp_ln212 = icmp eq i7 %buffer_col16_0, -60" [FSRCNN_V1/FSRCNN.cpp:212]   --->   Operation 289 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 290 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %.loopexit826.loopexit, label %hls_label_5" [FSRCNN_V1/FSRCNN.cpp:212]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln321_346 = zext i7 %buffer_col16_0 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 292 'zext' 'zext_ln321_346' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (1.81ns)   --->   "%add_ln321_269 = add i14 %add_ln321_266, %zext_ln321_346" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 293 'add' 'add_ln321_269' <Predicate = (!icmp_ln212)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [2/2] (3.25ns)   --->   "%buffer_data_V_load_2 = load i32* %buffer_data_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 294 'load' 'buffer_data_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 295 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_2 = load i4* %buffer_keep_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 295 'load' 'buffer_keep_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 296 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_2 = load i4* %buffer_strb_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 296 'load' 'buffer_strb_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 297 [2/2] (2.36ns)   --->   "%buffer_user_V_load_2 = load i1* %buffer_user_V_addr_5, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 297 'load' 'buffer_user_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 298 [2/2] (2.36ns)   --->   "%buffer_last_V_load_2 = load i1* %buffer_last_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 298 'load' 'buffer_last_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 299 [2/2] (2.36ns)   --->   "%buffer_id_V_load_2 = load i1* %buffer_id_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 299 'load' 'buffer_id_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 300 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_2 = load i1* %buffer_dest_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 300 'load' 'buffer_dest_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 301 [2/2] (3.25ns)   --->   "%img_channel_V_load_2 = load i12* %img_channel_V_addr_6, align 2" [FSRCNN_V1/FSRCNN.cpp:216]   --->   Operation 301 'load' 'img_channel_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_13 : Operation 302 [1/1] (1.87ns)   --->   "%buffer_col_3 = add i7 %buffer_col16_0, 1" [FSRCNN_V1/FSRCNN.cpp:212]   --->   Operation 302 'add' 'buffer_col_3' <Predicate = (!icmp_ln212)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.50>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [FSRCNN_V1/FSRCNN.cpp:213]   --->   Operation 303 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:214]   --->   Operation 304 'specpipeline' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln321_347 = zext i14 %add_ln321_269 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 305 'zext' 'zext_ln321_347' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_6 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 306 'getelementptr' 'buffer_data_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_6 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 307 'getelementptr' 'buffer_keep_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_6 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 308 'getelementptr' 'buffer_strb_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_6 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 309 'getelementptr' 'buffer_user_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_6 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 310 'getelementptr' 'buffer_last_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_6 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 311 'getelementptr' 'buffer_id_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_6 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 312 'getelementptr' 'buffer_dest_V_addr_6' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%img_channel_V_addr_8 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_347" [FSRCNN_V1/FSRCNN.cpp:216]   --->   Operation 313 'getelementptr' 'img_channel_V_addr_8' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 314 [1/2] (3.25ns)   --->   "%buffer_data_V_load_2 = load i32* %buffer_data_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 314 'load' 'buffer_data_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 315 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_2, i32* %buffer_data_V_addr_6, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 315 'store' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 316 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_2 = load i4* %buffer_keep_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 316 'load' 'buffer_keep_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 317 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_2, i4* %buffer_keep_V_addr_6, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 317 'store' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 318 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_2 = load i4* %buffer_strb_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 318 'load' 'buffer_strb_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 319 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_2, i4* %buffer_strb_V_addr_6, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 319 'store' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 320 [1/2] (2.36ns)   --->   "%buffer_user_V_load_2 = load i1* %buffer_user_V_addr_5, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 320 'load' 'buffer_user_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 321 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_2, i1* %buffer_user_V_addr_6, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 321 'store' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 322 [1/2] (2.36ns)   --->   "%buffer_last_V_load_2 = load i1* %buffer_last_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 322 'load' 'buffer_last_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 323 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_2, i1* %buffer_last_V_addr_6, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 323 'store' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 324 [1/2] (2.36ns)   --->   "%buffer_id_V_load_2 = load i1* %buffer_id_V_addr_5, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 324 'load' 'buffer_id_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 325 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_2, i1* %buffer_id_V_addr_6, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 325 'store' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 326 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_2 = load i1* %buffer_dest_V_addr_5, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 326 'load' 'buffer_dest_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 327 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_2, i1* %buffer_dest_V_addr_6, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215]   --->   Operation 327 'store' <Predicate = (!icmp_ln212)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 328 [1/2] (3.25ns)   --->   "%img_channel_V_load_2 = load i12* %img_channel_V_addr_6, align 2" [FSRCNN_V1/FSRCNN.cpp:216]   --->   Operation 328 'load' 'img_channel_V_load_2' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 329 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_2, i12* %img_channel_V_addr_8, align 2" [FSRCNN_V1/FSRCNN.cpp:216]   --->   Operation 329 'store' <Predicate = (!icmp_ln212)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_38)" [FSRCNN_V1/FSRCNN.cpp:217]   --->   Operation 330 'specregionend' 'empty_95' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader825" [FSRCNN_V1/FSRCNN.cpp:212]   --->   Operation 331 'br' <Predicate = (!icmp_ln212)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.44>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "br label %.loopexit826"   --->   Operation 332 'br' <Predicate = (and_ln195) | (icmp_ln195)> <Delay = 0.00>
ST_15 : Operation 333 [1/1] (1.48ns)   --->   "%icmp_ln220 = icmp ugt i7 %row_idx_0, -63" [FSRCNN_V1/FSRCNN.cpp:220]   --->   Operation 333 'icmp' 'icmp_ln220' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_74 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)" [FSRCNN_V1/FSRCNN.cpp:220]   --->   Operation 334 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (1.36ns)   --->   "%icmp_ln220_1 = icmp eq i5 %tmp_74, 0" [FSRCNN_V1/FSRCNN.cpp:220]   --->   Operation 335 'icmp' 'icmp_ln220_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.97ns)   --->   "%or_ln220 = or i1 %icmp_ln220, %icmp_ln220_1" [FSRCNN_V1/FSRCNN.cpp:220]   --->   Operation 336 'or' 'or_ln220' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %or_ln220, label %.loopexit822, label %.preheader824.preheader" [FSRCNN_V1/FSRCNN.cpp:220]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 338 [1/1] (1.76ns)   --->   "br label %.preheader824" [FSRCNN_V1/FSRCNN.cpp:223]   --->   Operation 338 'br' <Predicate = (!or_ln220)> <Delay = 1.76>

State 16 <SV = 10> <Delay = 6.38>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%buffer_col17_0 = phi i7 [ %buffer_col_4, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68 ], [ 2, %.preheader824.preheader ]"   --->   Operation 339 'phi' 'buffer_col17_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (1.48ns)   --->   "%icmp_ln223 = icmp eq i7 %buffer_col17_0, -62" [FSRCNN_V1/FSRCNN.cpp:223]   --->   Operation 340 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 341 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.preheader823.preheader, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb0EEERK12ap_range_refIXT_EXT0_EE.exit68" [FSRCNN_V1/FSRCNN.cpp:223]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%empty_96 = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_in_V_data_V, i4* %stream_in_V_keep_V, i4* %stream_in_V_strb_V, i1* %stream_in_V_user_V, i1* %stream_in_V_last_V, i1* %stream_in_V_id_V, i1* %stream_in_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 343 'read' 'empty_96' <Predicate = (!icmp_ln223)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_data_V_17 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 0" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 344 'extractvalue' 'tmp_data_V_17' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_keep_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 1" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 345 'extractvalue' 'tmp_keep_V_16' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 2" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 346 'extractvalue' 'tmp_strb_V_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_user_V_15 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 3" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 347 'extractvalue' 'tmp_user_V_15' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_last_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 4" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 348 'extractvalue' 'tmp_last_V_16' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_id_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 5" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 349 'extractvalue' 'tmp_id_V_16' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_dest_V_16 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty_96, 6" [FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 350 'extractvalue' 'tmp_dest_V_16' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln731_1 = trunc i32 %tmp_data_V_17 to i8" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 351 'trunc' 'trunc_ln731_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%t_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln731_1, i4 0)" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 352 'bitconcatenate' 't_V_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1148_3 = sext i12 %t_V_1 to i26" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 353 'sext' 'sext_ln1148_3' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1148_1 = mul i26 %sext_ln1148_3, 4113" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 354 'mul' 'mul_ln1148_1' <Predicate = (!icmp_ln223)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = trunc i26 %mul_ln1148_1 to i25" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 355 'trunc' 'trunc_ln1148_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_data_V_17, i32 7)" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 356 'bitselect' 'tmp_75' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_77 = call i6 @_ssdm_op_PartSelect.i6.i26.i32.i32(i26 %mul_ln1148_1, i32 20, i32 25)" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 357 'partselect' 'tmp_77' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (1.76ns)   --->   "br label %.preheader823" [FSRCNN_V1/FSRCNN.cpp:229]   --->   Operation 358 'br' <Predicate = (icmp_ln223)> <Delay = 1.76>

State 17 <SV = 11> <Delay = 8.67>
ST_17 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln321_348 = zext i7 %buffer_col17_0 to i9" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 359 'zext' 'zext_ln321_348' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 360 [1/1] (1.82ns)   --->   "%add_ln321_270 = add i9 %zext_ln321_348, -240" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 360 'add' 'add_ln321_270' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln321_349 = zext i9 %add_ln321_270 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 361 'zext' 'zext_ln321_349' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_7 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 362 'getelementptr' 'buffer_data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 363 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_7 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 363 'getelementptr' 'buffer_keep_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 364 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_7 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 364 'getelementptr' 'buffer_strb_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_7 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 365 'getelementptr' 'buffer_user_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_7 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 366 'getelementptr' 'buffer_last_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_7 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 367 'getelementptr' 'buffer_id_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_7 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 368 'getelementptr' 'buffer_dest_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%img_channel_V_addr_9 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_349" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 369 'getelementptr' 'img_channel_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (3.25ns)   --->   "store i32 %tmp_data_V_17, i32* %buffer_data_V_addr_7, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 371 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_16, i4* %buffer_keep_V_addr_7, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 371 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 372 [1/1] (3.25ns)   --->   "store i4 %tmp_strb_V_1, i4* %buffer_strb_V_addr_7, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 373 [1/1] (2.36ns)   --->   "store i1 %tmp_user_V_15, i1* %buffer_user_V_addr_7, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 373 'store' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 374 [1/1] (2.36ns)   --->   "store i1 %tmp_last_V_16, i1* %buffer_last_V_addr_7, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 374 'store' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 375 [1/1] (2.36ns)   --->   "store i1 %tmp_id_V_16, i1* %buffer_id_V_addr_7, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 375 'store' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 376 [1/1] (2.36ns)   --->   "store i1 %tmp_dest_V_16, i1* %buffer_dest_V_addr_7, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:225]   --->   Operation 376 'store' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 377 [1/1] (2.34ns)   --->   "%sub_ln1148_2 = sub i25 0, %trunc_ln1148_1" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 377 'sub' 'sub_ln1148_2' <Predicate = (tmp_75)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_3)   --->   "%tmp_76 = call i5 @_ssdm_op_PartSelect.i5.i25.i32.i32(i25 %sub_ln1148_2, i32 20, i32 24)" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 378 'partselect' 'tmp_76' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_3)   --->   "%sext_ln1148_4 = sext i5 %tmp_76 to i12" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 379 'sext' 'sext_ln1148_4' <Predicate = (tmp_75)> <Delay = 0.00>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1148_5 = sext i6 %tmp_77 to i12" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 380 'sext' 'sext_ln1148_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1148_3)   --->   "%select_ln1148_2 = select i1 %tmp_75, i12 %sext_ln1148_4, i12 %sext_ln1148_5" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 381 'select' 'select_ln1148_2' <Predicate = (tmp_75)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 382 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln1148_3 = sub i12 0, %select_ln1148_2" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 382 'sub' 'sub_ln1148_3' <Predicate = (tmp_75)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [1/1] (1.24ns)   --->   "%select_ln1148_3 = select i1 %tmp_75, i12 %sub_ln1148_3, i12 %sext_ln1148_5" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 383 'select' 'select_ln1148_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 384 [1/1] (3.25ns)   --->   "store i12 %select_ln1148_3, i12* %img_channel_V_addr_9, align 2" [FSRCNN_V1/FSRCNN.cpp:226]   --->   Operation 384 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_17 : Operation 385 [1/1] (1.87ns)   --->   "%buffer_col_4 = add i7 %buffer_col17_0, 1" [FSRCNN_V1/FSRCNN.cpp:223]   --->   Operation 385 'add' 'buffer_col_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "br label %.preheader824" [FSRCNN_V1/FSRCNN.cpp:223]   --->   Operation 386 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 11> <Delay = 3.25>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%buffer_col18_0 = phi i2 [ %buffer_col_5, %hls_label_6 ], [ 0, %.preheader823.preheader ]"   --->   Operation 387 'phi' 'buffer_col18_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.95ns)   --->   "%icmp_ln229 = icmp eq i2 %buffer_col18_0, -2" [FSRCNN_V1/FSRCNN.cpp:229]   --->   Operation 388 'icmp' 'icmp_ln229' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 389 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (1.56ns)   --->   "%buffer_col_5 = add i2 %buffer_col18_0, 1" [FSRCNN_V1/FSRCNN.cpp:229]   --->   Operation 390 'add' 'buffer_col_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln229, label %.preheader821.preheader, label %hls_label_6" [FSRCNN_V1/FSRCNN.cpp:229]   --->   Operation 391 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 392 [2/2] (3.25ns)   --->   "%buffer_data_V_load_3 = load i32* %buffer_data_V_addr_8, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 392 'load' 'buffer_data_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 393 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_3 = load i4* %buffer_keep_V_addr_8, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 393 'load' 'buffer_keep_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 394 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_3 = load i4* %buffer_strb_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 394 'load' 'buffer_strb_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 395 [2/2] (2.36ns)   --->   "%buffer_user_V_load_3 = load i1* %buffer_user_V_addr_8, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 395 'load' 'buffer_user_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 396 [2/2] (2.36ns)   --->   "%buffer_last_V_load_3 = load i1* %buffer_last_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 396 'load' 'buffer_last_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 397 [2/2] (2.36ns)   --->   "%buffer_id_V_load_3 = load i1* %buffer_id_V_addr_8, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 397 'load' 'buffer_id_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 398 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_3 = load i1* %buffer_dest_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 398 'load' 'buffer_dest_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_18 : Operation 399 [2/2] (3.25ns)   --->   "%img_channel_V_load_3 = load i12* %img_channel_V_addr, align 4" [FSRCNN_V1/FSRCNN.cpp:233]   --->   Operation 399 'load' 'img_channel_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 19 <SV = 12> <Delay = 6.50>
ST_19 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [FSRCNN_V1/FSRCNN.cpp:230]   --->   Operation 400 'specregionbegin' 'tmp_39' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:231]   --->   Operation 401 'specpipeline' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 68, i2 %buffer_col18_0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 402 'bitconcatenate' 'tmp_120' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_9 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 403 'getelementptr' 'buffer_data_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_9 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 404 'getelementptr' 'buffer_keep_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_9 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 405 'getelementptr' 'buffer_strb_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_9 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 406 'getelementptr' 'buffer_user_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_9 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 407 'getelementptr' 'buffer_last_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_9 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 408 'getelementptr' 'buffer_id_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_9 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %tmp_120" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 409 'getelementptr' 'buffer_dest_V_addr_9' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%img_channel_V_addr_10 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %tmp_120" [FSRCNN_V1/FSRCNN.cpp:233]   --->   Operation 410 'getelementptr' 'img_channel_V_addr_10' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 411 [1/2] (3.25ns)   --->   "%buffer_data_V_load_3 = load i32* %buffer_data_V_addr_8, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 411 'load' 'buffer_data_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 412 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_3, i32* %buffer_data_V_addr_9, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 412 'store' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 413 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_3 = load i4* %buffer_keep_V_addr_8, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 413 'load' 'buffer_keep_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 414 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_3, i4* %buffer_keep_V_addr_9, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 414 'store' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 415 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_3 = load i4* %buffer_strb_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 415 'load' 'buffer_strb_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 416 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_3, i4* %buffer_strb_V_addr_9, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 416 'store' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 417 [1/2] (2.36ns)   --->   "%buffer_user_V_load_3 = load i1* %buffer_user_V_addr_8, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 417 'load' 'buffer_user_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 418 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_3, i1* %buffer_user_V_addr_9, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 418 'store' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 419 [1/2] (2.36ns)   --->   "%buffer_last_V_load_3 = load i1* %buffer_last_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 419 'load' 'buffer_last_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 420 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_3, i1* %buffer_last_V_addr_9, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 420 'store' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 421 [1/2] (2.36ns)   --->   "%buffer_id_V_load_3 = load i1* %buffer_id_V_addr_8, align 8" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 421 'load' 'buffer_id_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 422 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_3, i1* %buffer_id_V_addr_9, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 422 'store' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 423 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_3 = load i1* %buffer_dest_V_addr_8, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 423 'load' 'buffer_dest_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 424 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_3, i1* %buffer_dest_V_addr_9, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232]   --->   Operation 424 'store' <Predicate = (!icmp_ln229)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 425 [1/2] (3.25ns)   --->   "%img_channel_V_load_3 = load i12* %img_channel_V_addr, align 4" [FSRCNN_V1/FSRCNN.cpp:233]   --->   Operation 425 'load' 'img_channel_V_load_3' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 426 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_3, i12* %img_channel_V_addr_10, align 2" [FSRCNN_V1/FSRCNN.cpp:233]   --->   Operation 426 'store' <Predicate = (!icmp_ln229)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_39)" [FSRCNN_V1/FSRCNN.cpp:234]   --->   Operation 427 'specregionend' 'empty_97' <Predicate = (!icmp_ln229)> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (0.00ns)   --->   "br label %.preheader823" [FSRCNN_V1/FSRCNN.cpp:229]   --->   Operation 428 'br' <Predicate = (!icmp_ln229)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 1.76>
ST_20 : Operation 429 [1/1] (1.76ns)   --->   "br label %.preheader821" [FSRCNN_V1/FSRCNN.cpp:236]   --->   Operation 429 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 13> <Delay = 3.25>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%buffer_col19_0 = phi i7 [ %buffer_col_6, %hls_label_7 ], [ -62, %.preheader821.preheader ]"   --->   Operation 430 'phi' 'buffer_col19_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (1.48ns)   --->   "%icmp_ln236 = icmp eq i7 %buffer_col19_0, -60" [FSRCNN_V1/FSRCNN.cpp:236]   --->   Operation 431 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 432 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %.loopexit822.loopexit, label %hls_label_7" [FSRCNN_V1/FSRCNN.cpp:236]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln321_350 = zext i7 %buffer_col19_0 to i9" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 434 'zext' 'zext_ln321_350' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (1.82ns)   --->   "%add_ln321_271 = add i9 %zext_ln321_350, -240" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 435 'add' 'add_ln321_271' <Predicate = (!icmp_ln236)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 436 [2/2] (3.25ns)   --->   "%buffer_data_V_load_4 = load i32* %buffer_data_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 436 'load' 'buffer_data_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 437 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_4 = load i4* %buffer_keep_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 437 'load' 'buffer_keep_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 438 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_4 = load i4* %buffer_strb_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 438 'load' 'buffer_strb_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 439 [2/2] (2.36ns)   --->   "%buffer_user_V_load_4 = load i1* %buffer_user_V_addr_10, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 439 'load' 'buffer_user_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 440 [2/2] (2.36ns)   --->   "%buffer_last_V_load_4 = load i1* %buffer_last_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 440 'load' 'buffer_last_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 441 [2/2] (2.36ns)   --->   "%buffer_id_V_load_4 = load i1* %buffer_id_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 441 'load' 'buffer_id_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 442 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_4 = load i1* %buffer_dest_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 442 'load' 'buffer_dest_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 443 [2/2] (3.25ns)   --->   "%img_channel_V_load_4 = load i12* %img_channel_V_addr_1, align 2" [FSRCNN_V1/FSRCNN.cpp:240]   --->   Operation 443 'load' 'img_channel_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_21 : Operation 444 [1/1] (1.87ns)   --->   "%buffer_col_6 = add i7 %buffer_col19_0, 1" [FSRCNN_V1/FSRCNN.cpp:236]   --->   Operation 444 'add' 'buffer_col_6' <Predicate = (!icmp_ln236)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 6.50>
ST_22 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [FSRCNN_V1/FSRCNN.cpp:237]   --->   Operation 445 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:238]   --->   Operation 446 'specpipeline' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln321_351 = zext i9 %add_ln321_271 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 447 'zext' 'zext_ln321_351' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 448 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_11 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 448 'getelementptr' 'buffer_data_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 449 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_11 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 449 'getelementptr' 'buffer_keep_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 450 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_11 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 450 'getelementptr' 'buffer_strb_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_11 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 451 'getelementptr' 'buffer_user_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_11 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 452 'getelementptr' 'buffer_last_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_11 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 453 'getelementptr' 'buffer_id_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_11 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 454 'getelementptr' 'buffer_dest_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%img_channel_V_addr_11 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_351" [FSRCNN_V1/FSRCNN.cpp:240]   --->   Operation 455 'getelementptr' 'img_channel_V_addr_11' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 456 [1/2] (3.25ns)   --->   "%buffer_data_V_load_4 = load i32* %buffer_data_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 456 'load' 'buffer_data_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 457 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_4, i32* %buffer_data_V_addr_11, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 457 'store' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 458 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_4 = load i4* %buffer_keep_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 458 'load' 'buffer_keep_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 459 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_4, i4* %buffer_keep_V_addr_11, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 459 'store' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 460 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_4 = load i4* %buffer_strb_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 460 'load' 'buffer_strb_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 461 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_4, i4* %buffer_strb_V_addr_11, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 461 'store' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 462 [1/2] (2.36ns)   --->   "%buffer_user_V_load_4 = load i1* %buffer_user_V_addr_10, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 462 'load' 'buffer_user_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 463 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_4, i1* %buffer_user_V_addr_11, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 463 'store' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 464 [1/2] (2.36ns)   --->   "%buffer_last_V_load_4 = load i1* %buffer_last_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 464 'load' 'buffer_last_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 465 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_4, i1* %buffer_last_V_addr_11, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 465 'store' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 466 [1/2] (2.36ns)   --->   "%buffer_id_V_load_4 = load i1* %buffer_id_V_addr_10, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 466 'load' 'buffer_id_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 467 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_4, i1* %buffer_id_V_addr_11, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 467 'store' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 468 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_4 = load i1* %buffer_dest_V_addr_10, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 468 'load' 'buffer_dest_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 469 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_4, i1* %buffer_dest_V_addr_11, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239]   --->   Operation 469 'store' <Predicate = (!icmp_ln236)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 470 [1/2] (3.25ns)   --->   "%img_channel_V_load_4 = load i12* %img_channel_V_addr_1, align 2" [FSRCNN_V1/FSRCNN.cpp:240]   --->   Operation 470 'load' 'img_channel_V_load_4' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 471 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_4, i12* %img_channel_V_addr_11, align 2" [FSRCNN_V1/FSRCNN.cpp:240]   --->   Operation 471 'store' <Predicate = (!icmp_ln236)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_40)" [FSRCNN_V1/FSRCNN.cpp:241]   --->   Operation 472 'specregionend' 'empty_98' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "br label %.preheader821" [FSRCNN_V1/FSRCNN.cpp:236]   --->   Operation 473 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 3.44>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "br label %.loopexit822"   --->   Operation 474 'br' <Predicate = (!or_ln220)> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (1.48ns)   --->   "%icmp_ln244 = icmp ult i7 %row_idx_0, 3" [FSRCNN_V1/FSRCNN.cpp:244]   --->   Operation 475 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (1.48ns)   --->   "%icmp_ln244_1 = icmp ne i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:244]   --->   Operation 476 'icmp' 'icmp_ln244_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 477 [1/1] (0.97ns)   --->   "%and_ln244 = and i1 %icmp_ln244, %icmp_ln244_1" [FSRCNN_V1/FSRCNN.cpp:244]   --->   Operation 477 'and' 'and_ln244' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %and_ln244, label %.preheader819.preheader, label %.loopexit820" [FSRCNN_V1/FSRCNN.cpp:244]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_121 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %row_idx_0, i6 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 479 'bitconcatenate' 'tmp_121' <Predicate = (and_ln244)> <Delay = 0.00>
ST_23 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln321_352 = zext i13 %tmp_121 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 480 'zext' 'zext_ln321_352' <Predicate = (and_ln244)> <Delay = 0.00>
ST_23 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_122 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 481 'bitconcatenate' 'tmp_122' <Predicate = (and_ln244)> <Delay = 0.00>
ST_23 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln321_353 = zext i9 %tmp_122 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 482 'zext' 'zext_ln321_353' <Predicate = (and_ln244)> <Delay = 0.00>
ST_23 : Operation 483 [1/1] (1.67ns)   --->   "%add_ln321_272 = add i14 %zext_ln321_353, %zext_ln321_352" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 483 'add' 'add_ln321_272' <Predicate = (and_ln244)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [1/1] (1.76ns)   --->   "br label %.preheader819" [FSRCNN_V1/FSRCNN.cpp:246]   --->   Operation 484 'br' <Predicate = (and_ln244)> <Delay = 1.76>

State 24 <SV = 15> <Delay = 3.25>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%buffer_col20_0 = phi i7 [ %buffer_col_7, %hls_label_8 ], [ 0, %.preheader819.preheader ]"   --->   Operation 485 'phi' 'buffer_col20_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (1.48ns)   --->   "%icmp_ln246 = icmp eq i7 %buffer_col20_0, -60" [FSRCNN_V1/FSRCNN.cpp:246]   --->   Operation 486 'icmp' 'icmp_ln246' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 487 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (1.87ns)   --->   "%buffer_col_7 = add i7 %buffer_col20_0, 1" [FSRCNN_V1/FSRCNN.cpp:246]   --->   Operation 488 'add' 'buffer_col_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "br i1 %icmp_ln246, label %.loopexit820.loopexit, label %hls_label_8" [FSRCNN_V1/FSRCNN.cpp:246]   --->   Operation 489 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i7 %buffer_col20_0 to i64" [FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 490 'zext' 'zext_ln249' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln321_354 = zext i7 %buffer_col20_0 to i14" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 491 'zext' 'zext_ln321_354' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_12 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 492 'getelementptr' 'buffer_data_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (1.81ns)   --->   "%add_ln321_273 = add i14 %add_ln321_272, %zext_ln321_354" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 493 'add' 'add_ln321_273' <Predicate = (!icmp_ln246)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_12 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 494 'getelementptr' 'buffer_keep_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 495 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_12 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 495 'getelementptr' 'buffer_strb_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 496 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_12 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 496 'getelementptr' 'buffer_user_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 497 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_12 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 497 'getelementptr' 'buffer_last_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 498 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_12 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 498 'getelementptr' 'buffer_id_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 499 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_12 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 499 'getelementptr' 'buffer_dest_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 500 [1/1] (0.00ns)   --->   "%img_channel_V_addr_12 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln249" [FSRCNN_V1/FSRCNN.cpp:250]   --->   Operation 500 'getelementptr' 'img_channel_V_addr_12' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_24 : Operation 501 [2/2] (3.25ns)   --->   "%buffer_data_V_load_5 = load i32* %buffer_data_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 501 'load' 'buffer_data_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 502 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_5 = load i4* %buffer_keep_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 502 'load' 'buffer_keep_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 503 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_5 = load i4* %buffer_strb_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 503 'load' 'buffer_strb_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 504 [2/2] (2.36ns)   --->   "%buffer_user_V_load_5 = load i1* %buffer_user_V_addr_12, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 504 'load' 'buffer_user_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 505 [2/2] (2.36ns)   --->   "%buffer_last_V_load_5 = load i1* %buffer_last_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 505 'load' 'buffer_last_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 506 [2/2] (2.36ns)   --->   "%buffer_id_V_load_5 = load i1* %buffer_id_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 506 'load' 'buffer_id_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 507 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_5 = load i1* %buffer_dest_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 507 'load' 'buffer_dest_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_24 : Operation 508 [2/2] (3.25ns)   --->   "%img_channel_V_load_5 = load i12* %img_channel_V_addr_12, align 2" [FSRCNN_V1/FSRCNN.cpp:250]   --->   Operation 508 'load' 'img_channel_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 25 <SV = 16> <Delay = 6.50>
ST_25 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str25)" [FSRCNN_V1/FSRCNN.cpp:247]   --->   Operation 509 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 510 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:248]   --->   Operation 510 'specpipeline' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln321_355 = zext i14 %add_ln321_273 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 511 'zext' 'zext_ln321_355' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 512 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_13 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 512 'getelementptr' 'buffer_data_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_13 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 513 'getelementptr' 'buffer_keep_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 514 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_13 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 514 'getelementptr' 'buffer_strb_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_13 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 515 'getelementptr' 'buffer_user_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 516 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_13 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 516 'getelementptr' 'buffer_last_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_13 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 517 'getelementptr' 'buffer_id_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 518 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_13 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 518 'getelementptr' 'buffer_dest_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 519 [1/1] (0.00ns)   --->   "%img_channel_V_addr_13 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_355" [FSRCNN_V1/FSRCNN.cpp:250]   --->   Operation 519 'getelementptr' 'img_channel_V_addr_13' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 520 [1/2] (3.25ns)   --->   "%buffer_data_V_load_5 = load i32* %buffer_data_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 520 'load' 'buffer_data_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 521 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_5, i32* %buffer_data_V_addr_13, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 521 'store' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 522 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_5 = load i4* %buffer_keep_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 522 'load' 'buffer_keep_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 523 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_5, i4* %buffer_keep_V_addr_13, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 523 'store' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 524 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_5 = load i4* %buffer_strb_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 524 'load' 'buffer_strb_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 525 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_5, i4* %buffer_strb_V_addr_13, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 525 'store' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 526 [1/2] (2.36ns)   --->   "%buffer_user_V_load_5 = load i1* %buffer_user_V_addr_12, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 526 'load' 'buffer_user_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 527 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_5, i1* %buffer_user_V_addr_13, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 527 'store' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 528 [1/2] (2.36ns)   --->   "%buffer_last_V_load_5 = load i1* %buffer_last_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 528 'load' 'buffer_last_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 529 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_5, i1* %buffer_last_V_addr_13, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 529 'store' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 530 [1/2] (2.36ns)   --->   "%buffer_id_V_load_5 = load i1* %buffer_id_V_addr_12, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 530 'load' 'buffer_id_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 531 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_5, i1* %buffer_id_V_addr_13, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 531 'store' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 532 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_5 = load i1* %buffer_dest_V_addr_12, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 532 'load' 'buffer_dest_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 533 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_5, i1* %buffer_dest_V_addr_13, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249]   --->   Operation 533 'store' <Predicate = (!icmp_ln246)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 534 [1/2] (3.25ns)   --->   "%img_channel_V_load_5 = load i12* %img_channel_V_addr_12, align 2" [FSRCNN_V1/FSRCNN.cpp:250]   --->   Operation 534 'load' 'img_channel_V_load_5' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 535 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_5, i12* %img_channel_V_addr_13, align 2" [FSRCNN_V1/FSRCNN.cpp:250]   --->   Operation 535 'store' <Predicate = (!icmp_ln246)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_25 : Operation 536 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str25, i32 %tmp_41)" [FSRCNN_V1/FSRCNN.cpp:251]   --->   Operation 536 'specregionend' 'empty_99' <Predicate = (!icmp_ln246)> <Delay = 0.00>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "br label %.preheader819" [FSRCNN_V1/FSRCNN.cpp:246]   --->   Operation 537 'br' <Predicate = (!icmp_ln246)> <Delay = 0.00>

State 26 <SV = 16> <Delay = 1.76>
ST_26 : Operation 538 [1/1] (0.00ns)   --->   "br label %.loopexit820"   --->   Operation 538 'br' <Predicate = (and_ln244)> <Delay = 0.00>
ST_26 : Operation 539 [1/1] (0.00ns)   --->   "br i1 %icmp_ln220, label %.preheader817.preheader, label %.loopexit818" [FSRCNN_V1/FSRCNN.cpp:254]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 540 [1/1] (1.76ns)   --->   "br label %.preheader817" [FSRCNN_V1/FSRCNN.cpp:256]   --->   Operation 540 'br' <Predicate = (icmp_ln220)> <Delay = 1.76>

State 27 <SV = 17> <Delay = 5.07>
ST_27 : Operation 541 [1/1] (0.00ns)   --->   "%buffer_col21_0 = phi i7 [ %buffer_col_8, %hls_label_9 ], [ 0, %.preheader817.preheader ]"   --->   Operation 541 'phi' 'buffer_col21_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 542 [1/1] (1.48ns)   --->   "%icmp_ln256 = icmp eq i7 %buffer_col21_0, -60" [FSRCNN_V1/FSRCNN.cpp:256]   --->   Operation 542 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 543 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/1] (1.87ns)   --->   "%buffer_col_8 = add i7 %buffer_col21_0, 1" [FSRCNN_V1/FSRCNN.cpp:256]   --->   Operation 544 'add' 'buffer_col_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "br i1 %icmp_ln256, label %.loopexit818.loopexit, label %hls_label_9" [FSRCNN_V1/FSRCNN.cpp:256]   --->   Operation 545 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln321_356 = zext i7 %buffer_col21_0 to i9" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 546 'zext' 'zext_ln321_356' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 547 [1/1] (1.82ns)   --->   "%add_ln321_274 = add i9 %zext_ln321_356, 204" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 547 'add' 'add_ln321_274' <Predicate = (!icmp_ln256)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln321_357 = zext i9 %add_ln321_274 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 548 'zext' 'zext_ln321_357' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_14 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 549 'getelementptr' 'buffer_data_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 550 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_14 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 550 'getelementptr' 'buffer_keep_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 551 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_14 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 551 'getelementptr' 'buffer_strb_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 552 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_14 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 552 'getelementptr' 'buffer_user_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 553 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_14 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 553 'getelementptr' 'buffer_last_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_14 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 554 'getelementptr' 'buffer_id_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 555 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_14 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 555 'getelementptr' 'buffer_dest_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 556 [1/1] (0.00ns)   --->   "%img_channel_V_addr_14 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_357" [FSRCNN_V1/FSRCNN.cpp:260]   --->   Operation 556 'getelementptr' 'img_channel_V_addr_14' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_27 : Operation 557 [2/2] (3.25ns)   --->   "%buffer_data_V_load_6 = load i32* %buffer_data_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 557 'load' 'buffer_data_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 558 [2/2] (3.25ns)   --->   "%buffer_keep_V_load_6 = load i4* %buffer_keep_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 558 'load' 'buffer_keep_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 559 [2/2] (3.25ns)   --->   "%buffer_strb_V_load_6 = load i4* %buffer_strb_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 559 'load' 'buffer_strb_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 560 [2/2] (2.36ns)   --->   "%buffer_user_V_load_6 = load i1* %buffer_user_V_addr_14, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 560 'load' 'buffer_user_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 561 [2/2] (2.36ns)   --->   "%buffer_last_V_load_6 = load i1* %buffer_last_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 561 'load' 'buffer_last_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 562 [2/2] (2.36ns)   --->   "%buffer_id_V_load_6 = load i1* %buffer_id_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 562 'load' 'buffer_id_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 563 [2/2] (2.36ns)   --->   "%buffer_dest_V_load_6 = load i1* %buffer_dest_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 563 'load' 'buffer_dest_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_27 : Operation 564 [2/2] (3.25ns)   --->   "%img_channel_V_load_6 = load i12* %img_channel_V_addr_14, align 2" [FSRCNN_V1/FSRCNN.cpp:260]   --->   Operation 564 'load' 'img_channel_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 28 <SV = 18> <Delay = 6.50>
ST_28 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [FSRCNN_V1/FSRCNN.cpp:257]   --->   Operation 565 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 566 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:258]   --->   Operation 566 'specpipeline' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 567 [1/1] (1.82ns)   --->   "%add_ln321_275 = add i9 %zext_ln321_356, -240" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 567 'add' 'add_ln321_275' <Predicate = (!icmp_ln256)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln321_358 = zext i9 %add_ln321_275 to i64" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 568 'zext' 'zext_ln321_358' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 569 [1/1] (0.00ns)   --->   "%buffer_data_V_addr_15 = getelementptr [340 x i32]* %buffer_data_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 569 'getelementptr' 'buffer_data_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 570 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_15 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 570 'getelementptr' 'buffer_keep_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 571 [1/1] (0.00ns)   --->   "%buffer_strb_V_addr_15 = getelementptr [340 x i4]* %buffer_strb_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 571 'getelementptr' 'buffer_strb_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 572 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_15 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 572 'getelementptr' 'buffer_user_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 573 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_15 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 573 'getelementptr' 'buffer_last_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_15 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 574 'getelementptr' 'buffer_id_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_15 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 575 'getelementptr' 'buffer_dest_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%img_channel_V_addr_15 = getelementptr [5508 x i12]* %img_channel_V, i64 0, i64 %zext_ln321_358" [FSRCNN_V1/FSRCNN.cpp:260]   --->   Operation 576 'getelementptr' 'img_channel_V_addr_15' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 577 [1/2] (3.25ns)   --->   "%buffer_data_V_load_6 = load i32* %buffer_data_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 577 'load' 'buffer_data_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 578 [1/1] (3.25ns)   --->   "store i32 %buffer_data_V_load_6, i32* %buffer_data_V_addr_15, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 578 'store' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 579 [1/2] (3.25ns)   --->   "%buffer_keep_V_load_6 = load i4* %buffer_keep_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 579 'load' 'buffer_keep_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 580 [1/1] (3.25ns)   --->   "store i4 %buffer_keep_V_load_6, i4* %buffer_keep_V_addr_15, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 580 'store' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 581 [1/2] (3.25ns)   --->   "%buffer_strb_V_load_6 = load i4* %buffer_strb_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 581 'load' 'buffer_strb_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 582 [1/1] (3.25ns)   --->   "store i4 %buffer_strb_V_load_6, i4* %buffer_strb_V_addr_15, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 582 'store' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 583 [1/2] (2.36ns)   --->   "%buffer_user_V_load_6 = load i1* %buffer_user_V_addr_14, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 583 'load' 'buffer_user_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 584 [1/1] (2.36ns)   --->   "store i1 %buffer_user_V_load_6, i1* %buffer_user_V_addr_15, align 2" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 584 'store' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 585 [1/2] (2.36ns)   --->   "%buffer_last_V_load_6 = load i1* %buffer_last_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 585 'load' 'buffer_last_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 586 [1/1] (2.36ns)   --->   "store i1 %buffer_last_V_load_6, i1* %buffer_last_V_addr_15, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 586 'store' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 587 [1/2] (2.36ns)   --->   "%buffer_id_V_load_6 = load i1* %buffer_id_V_addr_14, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 587 'load' 'buffer_id_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 588 [1/1] (2.36ns)   --->   "store i1 %buffer_id_V_load_6, i1* %buffer_id_V_addr_15, align 4" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 588 'store' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 589 [1/2] (2.36ns)   --->   "%buffer_dest_V_load_6 = load i1* %buffer_dest_V_addr_14, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 589 'load' 'buffer_dest_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 590 [1/1] (2.36ns)   --->   "store i1 %buffer_dest_V_load_6, i1* %buffer_dest_V_addr_15, align 1" [FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259]   --->   Operation 590 'store' <Predicate = (!icmp_ln256)> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 591 [1/2] (3.25ns)   --->   "%img_channel_V_load_6 = load i12* %img_channel_V_addr_14, align 2" [FSRCNN_V1/FSRCNN.cpp:260]   --->   Operation 591 'load' 'img_channel_V_load_6' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 592 [1/1] (3.25ns)   --->   "store i12 %img_channel_V_load_6, i12* %img_channel_V_addr_15, align 2" [FSRCNN_V1/FSRCNN.cpp:260]   --->   Operation 592 'store' <Predicate = (!icmp_ln256)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_42)" [FSRCNN_V1/FSRCNN.cpp:261]   --->   Operation 593 'specregionend' 'empty_100' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "br label %.preheader817" [FSRCNN_V1/FSRCNN.cpp:256]   --->   Operation 594 'br' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 2.34>
ST_29 : Operation 595 [1/1] (0.00ns)   --->   "br label %.loopexit818"   --->   Operation 595 'br' <Predicate = (icmp_ln220)> <Delay = 0.00>
ST_29 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_78 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %row_idx_0, i32 2, i32 6)" [FSRCNN_V1/FSRCNN.cpp:264]   --->   Operation 596 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 597 [1/1] (1.36ns)   --->   "%icmp_ln264 = icmp eq i5 %tmp_78, 0" [FSRCNN_V1/FSRCNN.cpp:264]   --->   Operation 597 'icmp' 'icmp_ln264' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 598 [1/1] (0.00ns)   --->   "br i1 %icmp_ln264, label %.loopexit, label %.preheader816.preheader" [FSRCNN_V1/FSRCNN.cpp:264]   --->   Operation 598 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 599 [1/1] (1.76ns)   --->   "br label %.preheader816" [FSRCNN_V1/FSRCNN.cpp:266]   --->   Operation 599 'br' <Predicate = (!icmp_ln264)> <Delay = 1.76>

State 30 <SV = 19> <Delay = 2.40>
ST_30 : Operation 600 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i6 [ %current_filter, %.preheader816.loopexit ], [ 0, %.preheader816.preheader ]"   --->   Operation 600 'phi' 'current_filter_0' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_30 : Operation 601 [1/1] (1.42ns)   --->   "%icmp_ln266 = icmp eq i6 %current_filter_0, -8" [FSRCNN_V1/FSRCNN.cpp:266]   --->   Operation 601 'icmp' 'icmp_ln266' <Predicate = (!icmp_ln264)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 602 'speclooptripcount' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_30 : Operation 603 [1/1] (1.82ns)   --->   "%current_filter = add i6 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:266]   --->   Operation 603 'add' 'current_filter' <Predicate = (!icmp_ln264)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 604 [1/1] (0.00ns)   --->   "br i1 %icmp_ln266, label %.loopexit.loopexit, label %.preheader815.preheader" [FSRCNN_V1/FSRCNN.cpp:266]   --->   Operation 604 'br' <Predicate = (!icmp_ln264)> <Delay = 0.00>
ST_30 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i6 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 605 'zext' 'zext_ln273' <Predicate = (!icmp_ln264 & !icmp_ln266)> <Delay = 0.00>
ST_30 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i6 %current_filter_0 to i12" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 606 'zext' 'zext_ln162' <Predicate = (!icmp_ln264 & !icmp_ln266)> <Delay = 0.00>
ST_30 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_123 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 607 'bitconcatenate' 'tmp_123' <Predicate = (!icmp_ln264 & !icmp_ln266)> <Delay = 0.00>
ST_30 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i12 %tmp_123 to i13" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 608 'zext' 'zext_ln270' <Predicate = (!icmp_ln264 & !icmp_ln266)> <Delay = 0.00>
ST_30 : Operation 609 [1/1] (1.76ns)   --->   "br label %.preheader.0" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 609 'br' <Predicate = (!icmp_ln264 & !icmp_ln266)> <Delay = 1.76>
ST_30 : Operation 610 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 610 'br' <Predicate = (!icmp_ln264 & icmp_ln266)> <Delay = 0.00>
ST_30 : Operation 611 [1/1] (0.00ns)   --->   "br label %.preheader831" [FSRCNN_V1/FSRCNN.cpp:178]   --->   Operation 611 'br' <Predicate = (icmp_ln266) | (icmp_ln264)> <Delay = 0.00>

State 31 <SV = 20> <Delay = 7.04>
ST_31 : Operation 612 [1/1] (0.00ns)   --->   "%filter_element_0_0 = phi i5 [ %add_ln270, %hls_label_10 ], [ 0, %.preheader815.preheader ]" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 612 'phi' 'filter_element_0_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 613 [1/1] (1.36ns)   --->   "%icmp_ln270 = icmp eq i5 %filter_element_0_0, -7" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 613 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 614 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 614 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 615 [1/1] (1.78ns)   --->   "%add_ln270 = add i5 %filter_element_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 615 'add' 'add_ln270' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %icmp_ln270, label %.preheader815.1, label %hls_label_10" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 616 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_124 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %filter_element_0_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 617 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %tmp_124 to i12" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 618 'zext' 'zext_ln203' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %filter_element_0_0, i3 0)" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 619 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln203_92 = zext i8 %tmp_125 to i12" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 620 'zext' 'zext_ln203_92' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i12 %zext_ln203, %zext_ln203_92" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 621 'sub' 'sub_ln203' <Predicate = (!icmp_ln270)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 622 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_55 = add i12 %sub_ln203, %zext_ln162" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 622 'add' 'add_ln203_55' <Predicate = (!icmp_ln270)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203_55 to i64" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 623 'sext' 'sext_ln203' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%weights_layer1_V_0_a = getelementptr [1400 x i6]* @weights_layer1_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 624 'getelementptr' 'weights_layer1_V_0_a' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_31 : Operation 625 [2/2] (3.25ns)   --->   "%weights_layer1_V_0_l = load i6* %weights_layer1_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 625 'load' 'weights_layer1_V_0_l' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 56> <ROM>

State 32 <SV = 21> <Delay = 5.57>
ST_32 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [FSRCNN_V1/FSRCNN.cpp:271]   --->   Operation 626 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 627 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:272]   --->   Operation 627 'specpipeline' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i5 %filter_element_0_0 to i64" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 628 'zext' 'zext_ln273_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 629 [1/2] (3.25ns)   --->   "%weights_layer1_V_0_l = load i6* %weights_layer1_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 629 'load' 'weights_layer1_V_0_l' <Predicate = (!icmp_ln270)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 56> <ROM>
ST_32 : Operation 630 [1/1] (0.00ns)   --->   "%subfilter_layer_V_ad = getelementptr [25 x i7]* %subfilter_layer_V, i64 0, i64 %zext_ln273_1" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 630 'getelementptr' 'subfilter_layer_V_ad' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln203_12 = sext i6 %weights_layer1_V_0_l to i7" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 631 'sext' 'sext_ln203_12' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 632 [1/1] (2.32ns)   --->   "store i7 %sext_ln203_12, i7* %subfilter_layer_V_ad, align 1" [FSRCNN_V1/FSRCNN.cpp:273]   --->   Operation 632 'store' <Predicate = (!icmp_ln270)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_43)" [FSRCNN_V1/FSRCNN.cpp:274]   --->   Operation 633 'specregionend' 'empty_101' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_32 : Operation 634 [1/1] (0.00ns)   --->   "br label %.preheader.0" [FSRCNN_V1/FSRCNN.cpp:270]   --->   Operation 634 'br' <Predicate = (!icmp_ln270)> <Delay = 0.00>

State 33 <SV = 21> <Delay = 3.25>
ST_33 : Operation 635 [2/2] (0.00ns)   --->   "call fastcc void @CORRELATE.2([5508 x i12]* %img_channel_V, [25 x i7]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:276]   --->   Operation 635 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 636 [1/1] (0.00ns)   --->   "%biases_layer1_V_addr = getelementptr [56 x i5]* @biases_layer1_V, i64 0, i64 %zext_ln273" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 636 'getelementptr' 'biases_layer1_V_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 637 [2/2] (3.25ns)   --->   "%p_Val2_35 = load i5* %biases_layer1_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 637 'load' 'p_Val2_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 56> <ROM>

State 34 <SV = 22> <Delay = 3.25>
ST_34 : Operation 638 [1/2] (0.00ns)   --->   "call fastcc void @CORRELATE.2([5508 x i12]* %img_channel_V, [25 x i7]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:276]   --->   Operation 638 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 639 [1/2] (3.25ns)   --->   "%p_Val2_35 = load i5* %biases_layer1_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 639 'load' 'p_Val2_35' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 56> <ROM>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i5 %p_Val2_35 to i12" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 640 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %p_Val2_35 to i11" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 641 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 642 [1/1] (1.76ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:277]   --->   Operation 642 'br' <Predicate = true> <Delay = 1.76>

State 35 <SV = 23> <Delay = 4.80>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %.preheader815.1 ], [ %k, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 643 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 644 [1/1] (1.48ns)   --->   "%icmp_ln277 = icmp eq i7 %k_0, -64" [FSRCNN_V1/FSRCNN.cpp:277]   --->   Operation 644 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 645 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 646 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [FSRCNN_V1/FSRCNN.cpp:277]   --->   Operation 646 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 647 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %.preheader816.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:277]   --->   Operation 647 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i7 %k_0 to i64" [FSRCNN_V1/FSRCNN.cpp:279]   --->   Operation 648 'zext' 'zext_ln279' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_35 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln162_9 = zext i7 %k_0 to i13" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 649 'zext' 'zext_ln162_9' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_35 : Operation 650 [1/1] (1.54ns)   --->   "%add_ln162 = add i13 %zext_ln162_9, %zext_ln270" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 650 'add' 'add_ln162' <Predicate = (!icmp_ln277)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln162_10 = zext i13 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 651 'zext' 'zext_ln162_10' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [3584 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_10" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 652 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_35 : Operation 653 [1/1] (0.00ns)   --->   "%correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln279" [FSRCNN_V1/FSRCNN.cpp:279]   --->   Operation 653 'getelementptr' 'correlate_img_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_35 : Operation 654 [2/2] (2.32ns)   --->   "%p_Val2_34 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:279]   --->   Operation 654 'load' 'p_Val2_34' <Predicate = (!icmp_ln277)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_35 : Operation 655 [2/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 655 'load' 'tmp_valid_V' <Predicate = (!icmp_ln277)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "br label %.preheader816"   --->   Operation 656 'br' <Predicate = (icmp_ln277)> <Delay = 0.00>

State 36 <SV = 24> <Delay = 7.03>
ST_36 : Operation 657 [1/2] (2.32ns)   --->   "%p_Val2_34 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:279]   --->   Operation 657 'load' 'p_Val2_34' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_34 to i11" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 658 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 659 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %sext_ln1265, %p_Val2_34" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 659 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 660 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sext_ln703, %trunc_ln703" [FSRCNN_V1/FSRCNN.cpp:280]   --->   Operation 660 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 661 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 661 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 662 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 663 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_79, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 663 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 664 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 664 'select' 'select_ln14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 665 [1/1] (1.87ns)   --->   "%add_ln282 = add i7 2, %k_0" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 665 'add' 'add_ln282' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln321_359 = zext i7 %add_ln282 to i8" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 666 'zext' 'zext_ln321_359' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 667 [1/1] (1.91ns)   --->   "%add_ln321_276 = add i8 -120, %zext_ln321_359" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 667 'add' 'add_ln321_276' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln321_360 = zext i8 %add_ln321_276 to i64" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 668 'zext' 'zext_ln321_360' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 669 [1/1] (0.00ns)   --->   "%buffer_keep_V_addr_16 = getelementptr [340 x i4]* %buffer_keep_V, i64 0, i64 %zext_ln321_360" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 669 'getelementptr' 'buffer_keep_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 670 [1/1] (0.00ns)   --->   "%buffer_user_V_addr_16 = getelementptr [340 x i1]* %buffer_user_V, i64 0, i64 %zext_ln321_360" [FSRCNN_V1/FSRCNN.cpp:283]   --->   Operation 670 'getelementptr' 'buffer_user_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 671 [1/1] (0.00ns)   --->   "%buffer_last_V_addr_16 = getelementptr [340 x i1]* %buffer_last_V, i64 0, i64 %zext_ln321_360" [FSRCNN_V1/FSRCNN.cpp:284]   --->   Operation 671 'getelementptr' 'buffer_last_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 672 [1/1] (0.00ns)   --->   "%buffer_id_V_addr_16 = getelementptr [340 x i1]* %buffer_id_V, i64 0, i64 %zext_ln321_360" [FSRCNN_V1/FSRCNN.cpp:285]   --->   Operation 672 'getelementptr' 'buffer_id_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 673 [1/1] (0.00ns)   --->   "%buffer_dest_V_addr_16 = getelementptr [340 x i1]* %buffer_dest_V, i64 0, i64 %zext_ln321_360" [FSRCNN_V1/FSRCNN.cpp:286]   --->   Operation 673 'getelementptr' 'buffer_dest_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 674 [2/2] (3.25ns)   --->   "%tmp_keep_V_17 = load i4* %buffer_keep_V_addr_16, align 4" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 674 'load' 'tmp_keep_V_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 675 [2/2] (2.36ns)   --->   "%tmp_user_V_16 = load i1* %buffer_user_V_addr_16, align 2" [FSRCNN_V1/FSRCNN.cpp:283]   --->   Operation 675 'load' 'tmp_user_V_16' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 676 [2/2] (2.36ns)   --->   "%tmp_last_V_17 = load i1* %buffer_last_V_addr_16, align 1" [FSRCNN_V1/FSRCNN.cpp:284]   --->   Operation 676 'load' 'tmp_last_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 677 [2/2] (2.36ns)   --->   "%tmp_id_V_17 = load i1* %buffer_id_V_addr_16, align 4" [FSRCNN_V1/FSRCNN.cpp:285]   --->   Operation 677 'load' 'tmp_id_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 678 [2/2] (2.36ns)   --->   "%tmp_dest_V_17 = load i1* %buffer_dest_V_addr_16, align 1" [FSRCNN_V1/FSRCNN.cpp:286]   --->   Operation 678 'load' 'tmp_dest_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_36 : Operation 679 [1/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 679 'load' 'tmp_valid_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>

State 37 <SV = 25> <Delay = 7.53>
ST_37 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %select_ln7 to i16" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 680 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 681 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %select_ln7, i4 0)" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 681 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i16 %sext_ln1192, %p_shl" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 682 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 683 [1/1] (0.00ns)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 683 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 684 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 685 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%ret_V = add i16 %zext_ln728, %sub_ln1192" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 685 'add' 'ret_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:281]   --->   Operation 686 'partselect' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 687 [1/2] (3.25ns)   --->   "%tmp_keep_V_17 = load i4* %buffer_keep_V_addr_16, align 4" [FSRCNN_V1/FSRCNN.cpp:282]   --->   Operation 687 'load' 'tmp_keep_V_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_37 : Operation 688 [1/2] (2.36ns)   --->   "%tmp_user_V_16 = load i1* %buffer_user_V_addr_16, align 2" [FSRCNN_V1/FSRCNN.cpp:283]   --->   Operation 688 'load' 'tmp_user_V_16' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_37 : Operation 689 [1/2] (2.36ns)   --->   "%tmp_last_V_17 = load i1* %buffer_last_V_addr_16, align 1" [FSRCNN_V1/FSRCNN.cpp:284]   --->   Operation 689 'load' 'tmp_last_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_37 : Operation 690 [1/2] (2.36ns)   --->   "%tmp_id_V_17 = load i1* %buffer_id_V_addr_16, align 4" [FSRCNN_V1/FSRCNN.cpp:285]   --->   Operation 690 'load' 'tmp_id_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_37 : Operation 691 [1/2] (2.36ns)   --->   "%tmp_dest_V_17 = load i1* %buffer_dest_V_addr_16, align 1" [FSRCNN_V1/FSRCNN.cpp:286]   --->   Operation 691 'load' 'tmp_dest_V_17' <Predicate = true> <Delay = 2.36> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3584> <RAM>
ST_37 : Operation 692 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V, i4 %tmp_keep_V_17, i1 %tmp_user_V_16, i1 %tmp_last_V_17, i1 %tmp_id_V_17, i1 %tmp_dest_V_17)" [FSRCNN_V1/FSRCNN.cpp:287]   --->   Operation 692 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_37 : Operation 693 [1/1] (0.00ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:277]   --->   Operation 693 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:178) [54]  (1.77 ns)

 <State 2>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln178', FSRCNN_V1/FSRCNN.cpp:178) [55]  (1.49 ns)
	blocking operation 1.96 ns on control path)

 <State 3>: 8.72ns
The critical path consists of the following:
	'phi' operation ('buffer_line_0', FSRCNN_V1/FSRCNN.cpp:188) with incoming values : ('select_ln188_1', FSRCNN_V1/FSRCNN.cpp:188) [66]  (0 ns)
	'add' operation ('buffer_line', FSRCNN_V1/FSRCNN.cpp:188) [68]  (1.65 ns)
	'select' operation ('select_ln188_2', FSRCNN_V1/FSRCNN.cpp:188) [83]  (0.98 ns)
	'add' operation ('add_ln321_263', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) [88]  (0 ns)
	'add' operation ('add_ln321_264', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) [92]  (3.73 ns)
	'getelementptr' operation ('buffer_user_V_addr', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) [102]  (0 ns)
	'load' operation ('buffer_user_V_load', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) on array 'buffer.user.V', FSRCNN_V1/FSRCNN.cpp:176 [118]  (2.37 ns)

 <State 4>: 4.73ns
The critical path consists of the following:
	'load' operation ('buffer_user_V_load', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) on array 'buffer.user.V', FSRCNN_V1/FSRCNN.cpp:176 [118]  (2.37 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) of variable 'buffer_user_V_load', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188 on array 'buffer.user.V', FSRCNN_V1/FSRCNN.cpp:176 [119]  (2.37 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [112]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188) of variable 'buffer_data_V_load', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:188 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [113]  (3.25 ns)

 <State 6>: 4.42ns
The critical path consists of the following:
	'add' operation ('add_ln321_266', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208) [147]  (1.68 ns)
	'add' operation ('add_ln321_267', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215) [151]  (1.81 ns)
	blocking operation 0.931 ns on control path)

 <State 7>: 6.38ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (FSRCNN_V1/FSRCNN.cpp:201) [188]  (0 ns)
	'mul' operation of DSP[206] ('mul_ln1148', FSRCNN_V1/FSRCNN.cpp:202) [206]  (6.38 ns)

 <State 8>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148', FSRCNN_V1/FSRCNN.cpp:202) [208]  (2.34 ns)
	'select' operation ('select_ln1148', FSRCNN_V1/FSRCNN.cpp:202) [214]  (0 ns)
	'sub' operation ('sub_ln1148_1', FSRCNN_V1/FSRCNN.cpp:202) [215]  (1.83 ns)
	'select' operation ('select_ln1148_1', FSRCNN_V1/FSRCNN.cpp:202) [216]  (1.25 ns)
	'store' operation ('store_ln202', FSRCNN_V1/FSRCNN.cpp:202) of variable 'select_ln1148_1', FSRCNN_V1/FSRCNN.cpp:202 on array 'img_channel.V', FSRCNN_V1/FSRCNN.cpp:177 [217]  (3.25 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:205) [224]  (1.77 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_1', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [245]  (3.25 ns)

 <State 11>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_1', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [245]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208) of variable 'buffer_data_V_load_1', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:208 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [246]  (3.25 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:212) [266]  (1.77 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_2', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [284]  (3.25 ns)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_2', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [284]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215) of variable 'buffer_data_V_load_2', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:215 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [285]  (3.25 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln220', FSRCNN_V1/FSRCNN.cpp:220) [306]  (1.49 ns)
	'or' operation ('or_ln220', FSRCNN_V1/FSRCNN.cpp:220) [309]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 6.38ns
The critical path consists of the following:
	axis read on port 'stream_in_V_data_V' (FSRCNN_V1/FSRCNN.cpp:225) [330]  (0 ns)
	'mul' operation of DSP[348] ('mul_ln1148_1', FSRCNN_V1/FSRCNN.cpp:226) [348]  (6.38 ns)

 <State 17>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148_2', FSRCNN_V1/FSRCNN.cpp:226) [350]  (2.34 ns)
	'select' operation ('select_ln1148_2', FSRCNN_V1/FSRCNN.cpp:226) [356]  (0 ns)
	'sub' operation ('sub_ln1148_3', FSRCNN_V1/FSRCNN.cpp:226) [357]  (1.83 ns)
	'select' operation ('select_ln1148_3', FSRCNN_V1/FSRCNN.cpp:226) [358]  (1.25 ns)
	'store' operation ('store_ln226', FSRCNN_V1/FSRCNN.cpp:226) of variable 'select_ln1148_3', FSRCNN_V1/FSRCNN.cpp:226 on array 'img_channel.V', FSRCNN_V1/FSRCNN.cpp:177 [359]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_3', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [382]  (3.25 ns)

 <State 19>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_3', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [382]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232) of variable 'buffer_data_V_load_3', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:232 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [383]  (3.25 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:236) [403]  (1.77 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_4', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [421]  (3.25 ns)

 <State 22>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_4', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [421]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239) of variable 'buffer_data_V_load_4', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:239 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [422]  (3.25 ns)

 <State 23>: 3.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln244', FSRCNN_V1/FSRCNN.cpp:244) [443]  (1.49 ns)
	'and' operation ('and_ln244', FSRCNN_V1/FSRCNN.cpp:244) [445]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 24>: 3.25ns
The critical path consists of the following:
	'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:246) [455]  (0 ns)
	'getelementptr' operation ('buffer_data_V_addr_12', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249) [465]  (0 ns)
	'load' operation ('buffer_data_V_load_5', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [483]  (3.25 ns)

 <State 25>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_5', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [483]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249) of variable 'buffer_data_V_load_5', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:249 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [484]  (3.25 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:256) [508]  (1.77 ns)

 <State 27>: 5.08ns
The critical path consists of the following:
	'phi' operation ('buffer_col') with incoming values : ('buffer_col', FSRCNN_V1/FSRCNN.cpp:256) [508]  (0 ns)
	'add' operation ('add_ln321_274', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259) [517]  (1.82 ns)
	'getelementptr' operation ('buffer_data_V_addr_14', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259) [519]  (0 ns)
	'load' operation ('buffer_data_V_load_6', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [537]  (3.25 ns)

 <State 28>: 6.51ns
The critical path consists of the following:
	'load' operation ('buffer_data_V_load_6', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259) on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [537]  (3.25 ns)
	'store' operation ('store_ln54', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259) of variable 'buffer_data_V_load_6', FSRCNN_V1/xf_axi_sdata.h:54->FSRCNN_V1/FSRCNN.cpp:259 on array 'buffer.data.V', FSRCNN_V1/FSRCNN.cpp:176 [538]  (3.25 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln264', FSRCNN_V1/FSRCNN.cpp:264) [559]  (1.36 ns)
	blocking operation 0.978 ns on control path)

 <State 30>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln266', FSRCNN_V1/FSRCNN.cpp:266) [565]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 31>: 7.04ns
The critical path consists of the following:
	'phi' operation ('filter_element_0_0', FSRCNN_V1/FSRCNN.cpp:270) with incoming values : ('add_ln270', FSRCNN_V1/FSRCNN.cpp:270) [576]  (0 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:273) [589]  (0 ns)
	'add' operation ('add_ln203_55', FSRCNN_V1/FSRCNN.cpp:273) [590]  (3.79 ns)
	'getelementptr' operation ('weights_layer1_V_0_a', FSRCNN_V1/FSRCNN.cpp:273) [592]  (0 ns)
	'load' operation ('weights_layer1_V_0_l', FSRCNN_V1/FSRCNN.cpp:273) on array 'weights_layer1_V_0' [593]  (3.25 ns)

 <State 32>: 5.58ns
The critical path consists of the following:
	'load' operation ('weights_layer1_V_0_l', FSRCNN_V1/FSRCNN.cpp:273) on array 'weights_layer1_V_0' [593]  (3.25 ns)
	'store' operation ('store_ln273', FSRCNN_V1/FSRCNN.cpp:273) of variable 'sext_ln203_12', FSRCNN_V1/FSRCNN.cpp:273 on array 'subfilter_layer.V', FSRCNN_V1/FSRCNN.cpp:172 [596]  (2.32 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('biases_layer1_V_addr', FSRCNN_V1/FSRCNN.cpp:280) [601]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:280) on array 'biases_layer1_V' [602]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:280) on array 'biases_layer1_V' [602]  (3.25 ns)

 <State 35>: 4.8ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', FSRCNN_V1/FSRCNN.cpp:277) [607]  (0 ns)
	'add' operation ('add_ln162', FSRCNN_V1/FSRCNN.cpp:287) [615]  (1.55 ns)
	'getelementptr' operation ('out_layer_valid_V_ad', FSRCNN_V1/FSRCNN.cpp:287) [617]  (0 ns)
	'load' operation ('tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:287) on array 'out_layer.valid.V', FSRCNN_V1/FSRCNN.cpp:174 [648]  (3.25 ns)

 <State 36>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln282', FSRCNN_V1/FSRCNN.cpp:282) [634]  (1.87 ns)
	'add' operation ('add_ln321_276', FSRCNN_V1/FSRCNN.cpp:282) [636]  (1.92 ns)
	'getelementptr' operation ('buffer_keep_V_addr_16', FSRCNN_V1/FSRCNN.cpp:282) [638]  (0 ns)
	'load' operation ('tmp.keep.V', FSRCNN_V1/FSRCNN.cpp:282) on array 'buffer.keep.V', FSRCNN_V1/FSRCNN.cpp:176 [643]  (3.25 ns)

 <State 37>: 7.54ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192', FSRCNN_V1/FSRCNN.cpp:281) [628]  (0 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:281) [632]  (3.9 ns)
	fifo write on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:287) [649]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
