{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "PLL0.v PLL0.BAK.v " "Backing up file \"PLL0.v\" to \"PLL0.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1678628799419 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL PLL0.v " "Started upgrading IP component ALTPLL with file \"PLL0.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1678628799420 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL PLL0.v " "Completed upgrading IP component ALTPLL with file \"PLL0.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1678628800427 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/dragomir/intelFPGA_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/dragomir/intelFPGA_lite/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678628800444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678628800444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 14:46:40 2023 " "Processing ended: Sun Mar 12 14:46:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678628800444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678628800444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678628800444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678628800444 ""}
