#ifndef _VTSS_JAGUAR2_REGS_MACRO_CTRL_H_
#define _VTSS_JAGUAR2_REGS_MACRO_CTRL_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2012 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 */

#include "vtss_jaguar2_regs_common.h"

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,0)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CORE_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_CPU_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_BIAS  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_BUF  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_CP1  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_VCO_CONTRH  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELCPI(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELCPI     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELCPI(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_LOOP_BW_RES(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELBGV820(x)  VTSS_ENCODE_BITFIELD(x,23,4)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELBGV820     VTSS_ENCODE_BITMASK(23,4)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_SELBGV820(x)  VTSS_EXTRACT_BITFIELD(x,23,4)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_LOCK_FINE  VTSS_BIT(27)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_DIV4  VTSS_BIT(28)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_CLKTREE  VTSS_BIT(29)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_LANE  VTSS_BIT(30)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG0_ENA_ROT  VTSS_BIT(31)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,1)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_FORCE_SET_ENA  VTSS_BIT(0)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_HALF_RATE  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_OUT_OF_RANGE_RECAL_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_PWD_RX  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_PWD_TX  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_QUARTER_RATE  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_RC_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,6,8)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_RC_ENABLE  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_READBACK_DATA_SEL  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_ROT_DIR  VTSS_BIT(16)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_ROT_SPEED  VTSS_BIT(17)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG1_ENA_DIRECT  VTSS_BIT(18)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,2)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_GAIN_TEST  VTSS_BIT(0)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_EN_RESET_FRQ_DET  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_EN_RESET_LIM_DET  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_EN_RESET_OVERRUN  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_GAIN_TEST(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_DISABLE_FSM_POR  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_FRC_FSM_POR  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL     VTSS_ENCODE_BITMASK(12,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_AMPC_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,8)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_AMP_CTRL_FORCE  VTSS_BIT(20)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_AMPCTRL  VTSS_BIT(21)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_PWD_AMPCTRL_N  VTSS_BIT(22)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS  VTSS_BIT(23)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_CLK_BYPASS1  VTSS_BIT(24)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_CP2  VTSS_BIT(25)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_RCPLL  VTSS_BIT(26)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_FBTESTOUT  VTSS_BIT(27)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_VCO_NREF_TESTOUT  VTSS_BIT(28)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_PFD_IN_FLIP  VTSS_BIT(29)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG2_ENA_TEST_MODE  VTSS_BIT(30)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,3)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FBDIVSEL_TST_ENA  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FORCE_CP  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FORCE_ENA  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FORCE_HI  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FORCE_LO  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_FORCE_VCO_CONTRH  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_RST_FB_N  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_SEL_CML_CMOS_PFD  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_SEL_FBDCLK  VTSS_BIT(16)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_ENA_TEST_OUT  VTSS_BIT(17)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_ENA_ANA_TEST_OUT  VTSS_BIT(18)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TESTOUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TESTOUT_SEL     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TESTOUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL(x)  VTSS_ENCODE_BITFIELD(x,22,2)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL     VTSS_ENCODE_BITMASK(22,2)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG3_TEST_ANA_OUT_SEL(x)  VTSS_EXTRACT_BITFIELD(x,22,2)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,4)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_CTRL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG4_IB_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,5)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_CTRL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG5_OB_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

#define VTSS_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x0,gi,7,0,6)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6_DDR_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6_ENA_FBCLKC2  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_PLL5G_CFG_PLL5G_CFG6_ENA_REFCLKC2  VTSS_BIT(7)

#define VTSS_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0xe,gi,2,0,0)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_LOCK_STATUS  VTSS_BIT(0)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_ENCODE_BITFIELD(x,1,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA     VTSS_ENCODE_BITMASK(1,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_READBACK_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1,8)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_DONE  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_CALIBRATION_ERR  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_OUT_OF_RANGE_ERR  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS0_RANGE_LIM  VTSS_BIT(12)

#define VTSS_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0xe,gi,2,0,1)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FSM_LOCK  VTSS_BIT(0)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF(x)  VTSS_ENCODE_BITFIELD(x,4,10)
#define  VTSS_M_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF     VTSS_ENCODE_BITMASK(4,10)
#define  VTSS_X_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_FBCNT_DIF(x)  VTSS_EXTRACT_BITFIELD(x,4,10)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,14,5)
#define  VTSS_M_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT     VTSS_ENCODE_BITMASK(14,5)
#define  VTSS_X_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,14,5)
#define  VTSS_F_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL(x)  VTSS_ENCODE_BITFIELD(x,19,8)
#define  VTSS_M_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL     VTSS_ENCODE_BITMASK(19,8)
#define  VTSS_X_MACRO_CTRL_PLL5G_STATUS_PLL5G_STATUS1_SIG_DEL(x)  VTSS_EXTRACT_BITFIELD(x,19,8)

#define VTSS_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0A(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,4,0,0)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0A_PLLB_DIV_FACTOR_PRE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0A_PLLB_DIV_FACTOR_PRE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0A_PLLB_DIV_FACTOR_PRE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,4,0,1)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_START_BIST  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_MEAS_MODE  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_REPEAT(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_REPEAT     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_REPEAT(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_UNCERT(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_UNCERT     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG0B_PLLB_LOCK_UNCERT(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG1(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,4,0,2)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG1_PLLB_DIV_FACTOR_M(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG2(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x12,gi,4,0,3)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_CFG_PLL5G_BIST_CFG2_PLLB_DIV_FACTOR_N(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x1a,gi,3,0,0)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FSM_STAT(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_BUSY  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_DONE_N  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT0_PLLB_FAIL  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1A(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x1a,gi,3,0,1)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1A_PLLB_CNT_REF_DIFF(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1A_PLLB_CNT_REF_DIFF     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1A_PLLB_CNT_REF_DIFF(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1B(gi)  VTSS_IOREG_IX(VTSS_TO_HSIO,0x1a,gi,3,0,2)
#define  VTSS_F_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1B_PLLB_CNT_OUT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1B_PLLB_CNT_OUT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_PLL5G_BIST_STATUS_PLL5G_BIST_STAT1B_PLLB_CNT_OUT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x20)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_PWD_ENA  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_RUN_CAL  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,10,2)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_MODE_SEL     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,2)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_FORCE_ENA  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_RCOMP_CFG_RCOMP_CFG0_RCOMP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x21)
#define  VTSS_F_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS_BUSY  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS_DELTA_ALERT  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS_RCOMP(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS_RCOMP     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_RCOMP_STATUS_RCOMP_STATUS_RCOMP(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x22 + (ri))
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x)  VTSS_ENCODE_BITFIELD(x,3,6)
#define  VTSS_M_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_SRC     VTSS_ENCODE_BITMASK(3,6)
#define  VTSS_X_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x)  VTSS_EXTRACT_BITFIELD(x,3,6)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_DIV     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_CFG_RECO_CLK_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x26)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG_CPU_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG_CPU_CLK_DIV     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG_CPU_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,2,6)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG_PLL2_RECO_CLK_DIV  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_PLL2_CFG_PLL2_AUTO_SQUELCH_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x27 + (ri))
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RECO_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RECO_CLK_DIV     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_RECO_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,1,2)
#define  VTSS_F_MACRO_CTRL_SYNC_ETH_CFG_SYNC_ETH_SD10G_CFG_SD10G_AUTO_SQUELCH_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2b)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_PHS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,8,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_ANA(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_ANA  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_BW_HYST(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_DES_CFG_DES_SWAP_HYST  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2c)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_FX100_ENA  VTSS_BIT(27)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_ACJTAG_HYST(x)  VTSS_EXTRACT_BITFIELD(x,24,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_DET_LEV(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_HYST_LEV  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_CMV_TERM  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DC_COUPLING  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_DETLEV  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_HYST  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_ENA_OFFSET_COMP  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_EQ_GAIN(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_SEL_CORNER_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_IB_CFG_IB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2d)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_SLP(x)  VTSS_EXTRACT_BITFIELD(x,17,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_AMP_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_CMM_BIAS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_DIS_VCM_CTRL  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_EN_MEAS_VREG  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_VCM_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2e)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_IDLE  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_DEEMPH  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_CPMD_SEL  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_SWAP_CPMD  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ALISEL(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENHYS  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_BIG_WIN  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_EN_WIN  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_SER_CFG_SER_ENALI  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x2f)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SYS_RST  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_SE_AUTO_SQUELCH_ENA  VTSS_BIT(21)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_LANE  VTSS_BIT(18)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_RX  VTSS_BIT(17)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_PWD_TX  VTSS_BIT(16)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_LANE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_DIRECT  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ELOOP  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_FLOOP  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_ILOOP  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_ENA_PLOOP  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_HRATE  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_COMMON_CFG_IF_MODE  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x30)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_FB_DIV2  VTSS_BIT(22)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_ENA_RC_DIV2  VTSS_BIT(21)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_ENA  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_FORCE_SET_ENA  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_CFG_SERDES1G_PLL_CFG_PLL_RB_DATA_SEL  VTSS_BIT(3)

#define VTSS_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x31)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_NOT_DONE  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_CAL_ERR  VTSS_BIT(11)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_MACRO_CTRL_SERDES1G_ANA_STATUS_SERDES1G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x32)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_LAZYBIT  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_INV_DIS  VTSS_BIT(23)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_PRBS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PHS_CORR_DIS  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_PDSENS_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_RX_DFT_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG0_TX_DFT_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x33)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_JI_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG1_TX_FREQOFF_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x34)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_JI_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_DFT_CFG2_RX_FREQOFF_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_TP_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x35)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_TP_CFG_STATIC_PATTERN(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x36)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_ENA  VTSS_BIT(20)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x37)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_SWAP  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_MODE  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_DES_100FX_CPMD_ENA  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_LPI_MODE_ENA  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_LPI_MODE_ENA  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_RX_DATA_INV_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_TX_DATA_INV_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_CFG_SERDES1G_MISC_CFG_LANE_RST  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x38)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_NOT_DONE  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_FAILED  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ACTIVE  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_NOSYNC  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_COMPLETE_N  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_DFT_STATUS_BIST_ERROR  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x39)
#define  VTSS_F_MACRO_CTRL_SERDES1G_DIG_STATUS_SERDES1G_MISC_STATUS_DES_100FX_PHASE_SEL  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x3a)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_WR_ONE_SHOT  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_RD_ONE_SHOT  VTSS_BIT(30)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_MACRO_CTRL_MCB_SERDES1G_CFG_MCB_SERDES1G_ADDR_CFG_SERDES1G_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,9)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x3b)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_GP(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_TX_BIT_DOUBLING_MODE_ENA  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_TESTMODE  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_AST(x)  VTSS_EXTRACT_BITFIELD(x,3,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DIG_CFG_SIGDET_DST(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x3c)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_LAZYBIT  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_INV_DIS  VTSS_BIT(23)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL(x)  VTSS_ENCODE_BITFIELD(x,20,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL     VTSS_ENCODE_BITMASK(20,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_PRBS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TEST_MODE(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PHS_CORR_DIS  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_PDSENS_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_RX_DFT_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG0_TX_DFT_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x3d)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_JI_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG1_TX_FREQOFF_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x3e)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_ENCODE_BITFIELD(x,8,10)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL     VTSS_ENCODE_BITMASK(8,10)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JITTER_AMPL(x)  VTSS_EXTRACT_BITFIELD(x,8,10)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_STEP_FREQ(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_JI_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_WAVEFORM_SEL  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_DIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_DFT_CFG2_RX_FREQOFF_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0  VTSS_IOREG(VTSS_TO_HSIO,0x3f)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG0_STATIC_PATTERN0(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x40)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_TP_CFG1_STATIC_PATTERN1(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x41)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_ENA  VTSS_BIT(20)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_FBS_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,8,8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_RC_PLL_BIST_CFG_PLL_BIST_LOW(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x42)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_SEL_RECO_CLK(x)  VTSS_EXTRACT_BITFIELD(x,13,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_KICK_MODE(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_SWAP  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_MODE  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_DES_100FX_CPMD_ENA  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_BUS_FLIP_ENA  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_BUS_FLIP_ENA  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_LPI_MODE_ENA  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_LPI_MODE_ENA  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_RX_DATA_INV_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_TX_DATA_INV_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_MISC_CFG_LANE_RST  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x43)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0(x)  VTSS_ENCODE_BITFIELD(x,23,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0     VTSS_ENCODE_BITMASK(23,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST0(x)  VTSS_EXTRACT_BITFIELD(x,23,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_POST1(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC(x)  VTSS_ENCODE_BITFIELD(x,13,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC     VTSS_ENCODE_BITMASK(13,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_PREC(x)  VTSS_EXTRACT_BITFIELD(x,13,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_ENA_CAS(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_CFG_SERDES6G_OB_ANEG_CFG_AN_OB_LEV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x44)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PRBS_SYNC_STAT  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_NOT_DONE  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_FAILED  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_PLL_BIST_TIMEOUT_ERR  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ACTIVE  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_NOSYNC  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_COMPLETE_N  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_DFT_STATUS_BIST_ERROR  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT  VTSS_IOREG(VTSS_TO_HSIO,0x45)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_ERR_CNT_PRBS_ERR_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x46)
#define  VTSS_F_MACRO_CTRL_SERDES6G_DIG_STATUS_SERDES6G_MISC_STATUS_DES_100FX_PHASE_SEL  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x47)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_PHS_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_MBTR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_CPMD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,8,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_HYST(x)  VTSS_EXTRACT_BITFIELD(x,5,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_HYST  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_BW_ANA(x)  VTSS_EXTRACT_BITFIELD(x,1,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_DES_CFG_DES_SWAP_ANA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x48)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI(x)  VTSS_ENCODE_BITFIELD(x,29,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI     VTSS_ENCODE_BITMASK(29,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SOFSI(x)  VTSS_EXTRACT_BITFIELD(x,29,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_VBULK_SEL  VTSS_BIT(28)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_RTRM_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ(x)  VTSS_ENCODE_BITFIELD(x,20,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ     VTSS_ENCODE_BITMASK(20,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ICML_ADJ(x)  VTSS_EXTRACT_BITFIELD(x,20,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_TERM_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,18,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_CLK_SEL(x)  VTSS_EXTRACT_BITFIELD(x,15,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_HP(x)  VTSS_EXTRACT_BITFIELD(x,13,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID(x)  VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID     VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_MID(x)  VTSS_EXTRACT_BITFIELD(x,11,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_LP(x)  VTSS_EXTRACT_BITFIELD(x,9,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,7,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET     VTSS_ENCODE_BITMASK(7,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_PAT_SEL_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,7,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_ANA_TEST_ENA  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SIG_DET_ENA  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CONCUR  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_CAL_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_SAM_ENA  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_EQZ_ENA  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG_IB_REG_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x49)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG(x)  VTSS_ENCODE_BITFIELD(x,17,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG     VTSS_ENCODE_BITMASK(17,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TJTAG(x)  VTSS_EXTRACT_BITFIELD(x,17,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET(x)  VTSS_ENCODE_BITFIELD(x,12,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET     VTSS_ENCODE_BITMASK(12,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_TSDET(x)  VTSS_EXTRACT_BITFIELD(x,12,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_SCALY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_HP  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_MID  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_LP  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FILT_OFFSET  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_HP  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_MID  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_LP  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG1_IB_FRC_OFFSET  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2  VTSS_IOREG(VTSS_TO_HSIO,0x4a)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TINFV(x)  VTSS_EXTRACT_BITFIELD(x,27,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI(x)  VTSS_ENCODE_BITFIELD(x,22,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI     VTSS_ENCODE_BITMASK(22,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFI(x)  VTSS_EXTRACT_BITFIELD(x,22,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TAUX(x)  VTSS_EXTRACT_BITFIELD(x,19,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS(x)  VTSS_ENCODE_BITFIELD(x,16,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS     VTSS_ENCODE_BITMASK(16,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OINFS(x)  VTSS_EXTRACT_BITFIELD(x,16,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_OCALS(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_TCALV(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UMAX(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG2_IB_UREG(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3  VTSS_IOREG(VTSS_TO_HSIO,0x4b)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG3_IB_INI_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4  VTSS_IOREG(VTSS_TO_HSIO,0x4c)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG4_IB_MAX_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5  VTSS_IOREG(VTSS_TO_HSIO,0x4d)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_HP(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_MID(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_LP(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_IB_CFG5_IB_MIN_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x4e)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_IDLE  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_ENA1V_MODE  VTSS_BIT(30)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POL  VTSS_BIT(29)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0(x)  VTSS_ENCODE_BITFIELD(x,23,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0     VTSS_ENCODE_BITMASK(23,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST0(x)  VTSS_EXTRACT_BITFIELD(x,23,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC(x)  VTSS_ENCODE_BITFIELD(x,18,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC     VTSS_ENCODE_BITMASK(18,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_PREC(x)  VTSS_EXTRACT_BITFIELD(x,18,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_MUX  VTSS_BIT(17)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_ADJ_PDR  VTSS_BIT(16)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1(x)  VTSS_ENCODE_BITFIELD(x,11,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1     VTSS_ENCODE_BITMASK(11,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_POST1(x)  VTSS_EXTRACT_BITFIELD(x,11,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_R_COR  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SEL_RCTRL  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR_H  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_SR(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG_OB_RESISTOR_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1  VTSS_IOREG(VTSS_TO_HSIO,0x4f)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_ENA_CAS(x)  VTSS_EXTRACT_BITFIELD(x,6,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_OB_CFG1_OB_LEV(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x50)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_4TAP_ENA  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_CPMD_SEL  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_SWAP_CPMD  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ALISEL(x)  VTSS_EXTRACT_BITFIELD(x,4,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENHYS  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_BIG_WIN  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_EN_WIN  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_SER_CFG_SER_ENALI  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x51)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SYS_RST  VTSS_BIT(16)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_SE_AUTO_SQUELCH_ENA  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_LANE  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_RX  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_PWD_TX  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_LANE_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,9,3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_DIRECT  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ELOOP  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_FLOOP  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_ILOOP  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_ENA_PLOOP  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_HRATE  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_QRATE  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_COMMON_CFG_IF_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x52)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_OFFS(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_DIV4  VTSS_BIT(15)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ENA_ROT  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_CTRL_DATA(x)  VTSS_EXTRACT_BITFIELD(x,6,8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_ENA  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_FORCE_SET_ENA  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_FSM_OOR_RECAL_ENA  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_RB_DATA_SEL  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_DIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_PLL_CFG_PLL_ROT_FRQ  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x53)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_N  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_DATA_P  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_INIT_CLK  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_OB_DIRECT  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_ACJTAG_ENA  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_ACJTAG_CFG_JTAG_CTRL_ENA  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x54)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_MSB(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_CFG_SERDES6G_GP_CFG_GP_LSB(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0  VTSS_IOREG(VTSS_TO_HSIO,0x55)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_CAL_DONE  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_HP_GAIN_ACT  VTSS_BIT(7)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_MID_GAIN_ACT  VTSS_BIT(6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_LP_GAIN_ACT  VTSS_BIT(5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ACT  VTSS_BIT(4)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_VLD  VTSS_BIT(3)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSET_ERR  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_OFFSDIR  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS0_IB_SIG_DET  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1  VTSS_IOREG(VTSS_TO_HSIO,0x56)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_HP_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,18,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_MID_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,12,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_LP_GAIN_STAT(x)  VTSS_EXTRACT_BITFIELD(x,6,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_IB_STATUS1_IB_OFFSET_STAT(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x57)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_N  VTSS_BIT(2)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_ACJTAG_CAPT_DATA_P  VTSS_BIT(1)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_ACJTAG_STATUS_IB_DIRECT  VTSS_BIT(0)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS  VTSS_IOREG(VTSS_TO_HSIO,0x58)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_NOT_DONE  VTSS_BIT(10)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_CAL_ERR  VTSS_BIT(9)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_OUT_OF_RANGE_ERR  VTSS_BIT(8)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_PLL_STATUS_PLL_RB_DATA(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID  VTSS_IOREG(VTSS_TO_HSIO,0x59)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV(x)  VTSS_ENCODE_BITFIELD(x,26,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV     VTSS_ENCODE_BITMASK(26,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SERDES_REV(x)  VTSS_EXTRACT_BITFIELD(x,26,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV(x)  VTSS_ENCODE_BITFIELD(x,21,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV     VTSS_ENCODE_BITMASK(21,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_RCPLL_REV(x)  VTSS_EXTRACT_BITFIELD(x,21,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_SER_REV(x)  VTSS_EXTRACT_BITFIELD(x,16,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_DES_REV(x)  VTSS_EXTRACT_BITFIELD(x,10,6)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_OB_REV(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_MACRO_CTRL_SERDES6G_ANA_STATUS_SERDES6G_REVID_IB_REV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x5a)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_WR_ONE_SHOT  VTSS_BIT(31)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_RD_ONE_SHOT  VTSS_BIT(30)
#define  VTSS_F_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,25)
#define  VTSS_M_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR     VTSS_ENCODE_BITMASK(0,25)
#define  VTSS_X_MACRO_CTRL_MCB_SERDES6G_CFG_MCB_SERDES6G_ADDR_CFG_SERDES6G_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,25)

#define VTSS_MACRO_CTRL_HW_CFGSTAT_HW_CFG    VTSS_IOREG(VTSS_TO_HSIO,0x5b)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_ANAOUT_ENA  VTSS_BIT(20)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_3_MODE(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_3_MODE     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_3_MODE(x)  VTSS_EXTRACT_BITFIELD(x,18,2)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_2_MODE(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_2_MODE     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_2_MODE(x)  VTSS_EXTRACT_BITFIELD(x,16,2)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_1_MODE(x)  VTSS_EXTRACT_BITFIELD(x,14,2)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_CFG_DEV10G_0_MODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_CFG_QSGMII_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_CFG_QSGMII_ENA     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_CFG_QSGMII_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

#define VTSS_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG  VTSS_IOREG(VTSS_TO_HSIO,0x5c)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_SHYST_DIS  VTSS_BIT(14)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_E_DET_ENA  VTSS_BIT(13)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_USE_I1_ENA  VTSS_BIT(12)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_FLIP_LANES(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_FLIP_LANES     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_CFG_FLIP_LANES(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

#define VTSS_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_STAT(ri)  VTSS_IOREG(VTSS_TO_HSIO,0x5d + (ri))
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_STAT_DELAY_VAR_X200PS(x)  VTSS_ENCODE_BITFIELD(x,1,6)
#define  VTSS_M_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_STAT_DELAY_VAR_X200PS     VTSS_ENCODE_BITMASK(1,6)
#define  VTSS_X_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_STAT_DELAY_VAR_X200PS(x)  VTSS_EXTRACT_BITFIELD(x,1,6)
#define  VTSS_F_MACRO_CTRL_HW_CFGSTAT_HW_QSGMII_STAT_SYNC  VTSS_BIT(0)


#endif /* _VTSS_JAGUAR2_REGS_MACRO_CTRL_H_ */
