==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.523 ; gain = 47.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 104.523 ; gain = 47.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<100, 100, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<100, 100, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::init' into 'hls::Mat<100, 100, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::write' into 'hls::Mat<100, 100, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::read' into 'hls::Mat<100, 100, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator>>' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2385).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, double>' (./my_function.h:137).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, double>::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, double>' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24>' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, double>::SetValue' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, double>::SetValue' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 24, 24, double>' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, double>::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, double>' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8>' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 8, 8, double>' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::reshape<12, 4, 4>' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:270).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<double>' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:277).
INFO: [XFORM 203-603] Inlining function 'hls::max<10>' into 'hls::OutputLayer<10>' (./cnn.h:287).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 240.516 ; gain = 183.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:113->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:113->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:126->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:01:10 . Memory (MB): peak = 352.039 ; gain = 294.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2294) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2374) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2398) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2408) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' completely.
INFO: [XFORM 203-102] Partitioning array 'input.val.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.9' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.10' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.11' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.12' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.13' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.14' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.15' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.16' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.17' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.18' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.19' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.20' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.21' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.22' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.23' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.9' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.10' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.11' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.12' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.13' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.14' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.15' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.16' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.17' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.18' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.19' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.20' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.21' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.22' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.23' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.9' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.10' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer.output.val.11' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.8' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.9' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.10' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.11' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.output.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.7' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.0' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.1' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.2' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.3' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.4' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.5' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.6' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.7' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.8' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.9' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.10' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.11' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.12' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.13' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.14' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.15' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.16' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.17' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.18' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.19' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.20' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.21' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.22' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.output.val.23' (image_core.cpp:12) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.0' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.1' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.2' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.3' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.4' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.5' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.6' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.7' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.8' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.9' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.10' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'poollayer1.output.val.11' (image_core.cpp:13) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.0' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.1' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.2' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.3' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.4' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.5' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.6' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.output.val.7' (image_core.cpp:14) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.0' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.1' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.2' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.3' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.4' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.5' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.6' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.7' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.8' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.9' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.10' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.11' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.12' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.13' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.14' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.15' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.16' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.17' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.18' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.19' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.20' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.21' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.22' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.23' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.24' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.25' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.26' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.0.27' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./my_function.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2417) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:113->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:113->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:126->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, double>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN1_Core', detected/extracted 5 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<8, 100, 100, 0>'
	 'hls::Resize<0, 100, 100, 28, 28>'
	 'hls::Mat2Array2D<28, 28, 0, double>'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2303:45) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2372:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2413:23) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2420:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:03:45 . Memory (MB): peak = 425.656 ; gain = 368.305
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:57:15) in function 'hls::conv<8, 8, 2, 2, double>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:57:15) in function 'hls::conv<28, 28, 5, 5, double>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:57:15) in function 'hls::conv<24, 24, 2, 2, double>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:57:15) in function 'hls::conv<12, 12, 5, 5, double>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:99:13) in function 'hls::PoolLayer<6, 24, 24, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:99:13) in function 'hls::PoolLayer<12, 8, 8, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:99:13) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:99:13) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./cnn.h:271:13) in function 'hls::CconLayer<12, 10, 4, 4>'.
WARNING: [XFORM 203-631] Renaming function 'hls::conv<8, 8, 2, 2, double>' to 'conv' (./cnn.h:51:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<28, 28, 5, 5, double>' to 'conv.1' (./cnn.h:51:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<24, 24, 2, 2, double>' to 'conv.2' (./cnn.h:51:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<12, 12, 5, 5, double>' to 'conv.3' (./cnn.h:51:23)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' to 'Resize_opr_linear' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 100, 100, 28, 28>' to 'Resize' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451:9)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2>' to 'PoolLayer' (./cnn.h:75:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2>' to 'PoolLayer.1' (./cnn.h:75:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, double>' to 'Mat2Array2D' (./my_function.h:133:21)
WARNING: [XFORM 203-631] Renaming function 'hls::InputLayer<28, 28>' to 'InputLayer<28, 28>' 
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5>' to 'ConvLayer' (./cnn.h:14:22)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5>' to 'ConvLayer.1' (./cnn.h:14:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4>' to 'CconLayer' (./cnn.h:14:23)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 100, 100, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:41 ; elapsed = 00:06:08 . Memory (MB): peak = 1264.172 ; gain = 1206.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN1_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
WARNING: [SYN 201-103] Legalizing function name 'InputLayer<28, 28>' to 'InputLayer_28_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN1_Core/label' to 'CNN1_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 370.614 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 1.027 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 1.027 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.457 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.607 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InputLayer_28_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.472 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.245 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.662 seconds; current allocated memory: 1.052 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 22.785 seconds; current allocated memory: 1.073 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.352 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.869 seconds; current allocated memory: 1.082 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.576 seconds; current allocated memory: 1.093 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.516 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.301 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.505 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.774 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 1.103 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.353 seconds; current allocated memory: 1.104 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.462 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.943 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.497 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN1_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.725 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.818 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.001 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 1.130 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_sdiv_48ns_22s_48_52_seq_1' to 'CNN1_Core_sdiv_48dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_udiv_31ns_32s_16_35_1' to 'CNN1_Core_udiv_31eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_mul_mul_20s_8ns_28_1_1' to 'CNN1_Core_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_mul_mulfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_sdiv_48dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_udiv_31eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_uitodp_32ns_64_3_1' to 'CNN1_Core_uitodp_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_uitodp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InputLayer_28_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'InputLayer_28_28_s'.
INFO: [HLS 200-111]  Elapsed time: 102.753 seconds; current allocated memory: 2.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN1_Core_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_dmul_64ns_64ns_64_4_max_dsp_1' to 'CNN1_Core_dmul_64ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 3.774 seconds; current allocated memory: 2.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_0_0' to 'ConvLayer_1_convljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_0_1' to 'ConvLayer_1_convlkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_0_2' to 'ConvLayer_1_convllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_0_3' to 'ConvLayer_1_convlmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_0_4' to 'ConvLayer_1_convlncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_1_0' to 'ConvLayer_1_convlocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_1_1' to 'ConvLayer_1_convlpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_1_2' to 'ConvLayer_1_convlqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_1_3' to 'ConvLayer_1_convlrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_1_4' to 'ConvLayer_1_convlsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_2_0' to 'ConvLayer_1_convltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_2_1' to 'ConvLayer_1_convludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_2_2' to 'ConvLayer_1_convlvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_2_3' to 'ConvLayer_1_convlwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_2_4' to 'ConvLayer_1_convlxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_3_0' to 'ConvLayer_1_convlyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_3_1' to 'ConvLayer_1_convlzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_3_2' to 'ConvLayer_1_convlAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_3_3' to 'ConvLayer_1_convlBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_3_4' to 'ConvLayer_1_convlCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_4_0' to 'ConvLayer_1_convlDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_4_1' to 'ConvLayer_1_convlEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_4_2' to 'ConvLayer_1_convlFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_4_3' to 'ConvLayer_1_convlGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_4_4' to 'ConvLayer_1_convlHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b' to 'ConvLayer_1_convlIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val' to 'ConvLayer_1_p_inpJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_kernel_val_1' to 'ConvLayer_1_p_kerKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val' to 'ConvLayer_1_p_temLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val' to 'ConvLayer_1_p_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_ddiv_64ns_64ns_64_15_1' to 'CNN1_Core_ddiv_64Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_dexp_64ns_64ns_64_11_full_dsp_1' to 'CNN1_Core_dexp_64OgC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_ddiv_64Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dexp_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 12.805 seconds; current allocated memory: 2.461 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 14.499 seconds; current allocated memory: 2.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_kernel_val13' to 'PoolLayer_p_kernePgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val' to 'PoolLayer_p_inputQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val' to 'PoolLayer_p_temp_Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_output_val' to 'PoolLayer_p_outpuShg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 3.829 seconds; current allocated memory: 2.482 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 9.419 seconds; current allocated memory: 2.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_0_0' to 'ConvLayer_convlayThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_0_1' to 'ConvLayer_convlayUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_0_2' to 'ConvLayer_convlayVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_0_3' to 'ConvLayer_convlayWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_0_4' to 'ConvLayer_convlayXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_1_0' to 'ConvLayer_convlayYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_1_1' to 'ConvLayer_convlayZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_1_2' to 'ConvLayer_convlay0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_1_3' to 'ConvLayer_convlay1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_1_4' to 'ConvLayer_convlay2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_2_0' to 'ConvLayer_convlay3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_2_1' to 'ConvLayer_convlay4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_2_2' to 'ConvLayer_convlay5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_2_3' to 'ConvLayer_convlay6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_2_4' to 'ConvLayer_convlay7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_3_0' to 'ConvLayer_convlay8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_3_1' to 'ConvLayer_convlay9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_3_2' to 'ConvLayer_convlaybak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_3_3' to 'ConvLayer_convlaybbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_3_4' to 'ConvLayer_convlaybck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_4_0' to 'ConvLayer_convlaybdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_4_1' to 'ConvLayer_convlaybek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_4_2' to 'ConvLayer_convlaybfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_4_3' to 'ConvLayer_convlaybgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_4_4' to 'ConvLayer_convlaybhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b' to 'ConvLayer_convlaybil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val' to 'ConvLayer_p_inputbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_kernel_val_1' to 'ConvLayer_p_kernebkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val' to 'ConvLayer_p_temp_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val' to 'ConvLayer_p_outpubml' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_ddiv_64Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dexp_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 3.373 seconds; current allocated memory: 2.492 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 4.824 seconds; current allocated memory: 2.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_kernel_val' to 'PoolLayer_1_p_kerbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val' to 'PoolLayer_1_p_inpbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val' to 'PoolLayer_1_p_tembpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_output_val' to 'PoolLayer_1_p_outbqm' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.519 seconds; current allocated memory: 2.495 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b' to 'CconLayer_cconlaybrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k' to 'CconLayer_cconlaybsm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_ddiv_64Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dexp_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dmul_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0' to 'cnnclassify_convlbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_1' to 'cnnclassify_convlbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_2' to 'cnnclassify_convlbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_3' to 'cnnclassify_convlbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_4' to 'cnnclassify_convlbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_5' to 'cnnclassify_convlbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_6' to 'cnnclassify_convlbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_7' to 'cnnclassify_convlbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_8' to 'cnnclassify_convlbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_9' to 'cnnclassify_convlbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_10' to 'cnnclassify_convlbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_11' to 'cnnclassify_convlbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_12' to 'cnnclassify_convlbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_13' to 'cnnclassify_convlbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_14' to 'cnnclassify_convlbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_15' to 'cnnclassify_convlbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_16' to 'cnnclassify_convlbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_17' to 'cnnclassify_convlbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_18' to 'cnnclassify_convlbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_19' to 'cnnclassify_convlbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_20' to 'cnnclassify_convlbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_21' to 'cnnclassify_convlbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_22' to 'cnnclassify_convlbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_0_23' to 'cnnclassify_convlbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1' to 'cnnclassify_convlbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_1' to 'cnnclassify_convlbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_2' to 'cnnclassify_convlbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_3' to 'cnnclassify_convlbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_4' to 'cnnclassify_convlbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_5' to 'cnnclassify_convlbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_6' to 'cnnclassify_convlbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_7' to 'cnnclassify_convlbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_8' to 'cnnclassify_convlbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_9' to 'cnnclassify_convlb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_10' to 'cnnclassify_convlb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_11' to 'cnnclassify_convlb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_12' to 'cnnclassify_convlb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_13' to 'cnnclassify_convlb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_14' to 'cnnclassify_convlb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_15' to 'cnnclassify_convlb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_16' to 'cnnclassify_convlb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_17' to 'cnnclassify_convlb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_18' to 'cnnclassify_convlb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_19' to 'cnnclassify_convlcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_20' to 'cnnclassify_convlcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_21' to 'cnnclassify_convlccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_22' to 'cnnclassify_convlcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_1_23' to 'cnnclassify_convlceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2' to 'cnnclassify_convlcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_1' to 'cnnclassify_convlcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_2' to 'cnnclassify_convlchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_3' to 'cnnclassify_convlciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_4' to 'cnnclassify_convlcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_5' to 'cnnclassify_convlckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_6' to 'cnnclassify_convlclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_7' to 'cnnclassify_convlcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_8' to 'cnnclassify_convlcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_9' to 'cnnclassify_convlcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_10' to 'cnnclassify_convlcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_11' to 'cnnclassify_convlcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_12' to 'cnnclassify_convlcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_13' to 'cnnclassify_convlcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_14' to 'cnnclassify_convlctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_15' to 'cnnclassify_convlcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_16' to 'cnnclassify_convlcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_17' to 'cnnclassify_convlcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_18' to 'cnnclassify_convlcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_19' to 'cnnclassify_convlcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_20' to 'cnnclassify_convlczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_21' to 'cnnclassify_convlcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_22' to 'cnnclassify_convlcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_2_23' to 'cnnclassify_convlcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3' to 'cnnclassify_convlcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_1' to 'cnnclassify_convlcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_2' to 'cnnclassify_convlcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_3' to 'cnnclassify_convlcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_4' to 'cnnclassify_convlcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_5' to 'cnnclassify_convlcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_6' to 'cnnclassify_convlcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_7' to 'cnnclassify_convlcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_8' to 'cnnclassify_convlcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_9' to 'cnnclassify_convlcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_10' to 'cnnclassify_convlcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_11' to 'cnnclassify_convlcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_12' to 'cnnclassify_convlcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_13' to 'cnnclassify_convlcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_14' to 'cnnclassify_convlcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_15' to 'cnnclassify_convlcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_16' to 'cnnclassify_convlcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_17' to 'cnnclassify_convlcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_18' to 'cnnclassify_convlcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_19' to 'cnnclassify_convlcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_20' to 'cnnclassify_convlcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_21' to 'cnnclassify_convlcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_22' to 'cnnclassify_convlcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_3_23' to 'cnnclassify_convlc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4' to 'cnnclassify_convlc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_1' to 'cnnclassify_convlc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_2' to 'cnnclassify_convlc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_3' to 'cnnclassify_convlc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_4' to 'cnnclassify_convlc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_5' to 'cnnclassify_convlc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_6' to 'cnnclassify_convlc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_7' to 'cnnclassify_convlc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_8' to 'cnnclassify_convlc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_9' to 'cnnclassify_convldaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_10' to 'cnnclassify_convldbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_11' to 'cnnclassify_convldcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_12' to 'cnnclassify_convlddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_13' to 'cnnclassify_convldeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_14' to 'cnnclassify_convldfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_15' to 'cnnclassify_convldgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_16' to 'cnnclassify_convldhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_17' to 'cnnclassify_convldiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_18' to 'cnnclassify_convldjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_19' to 'cnnclassify_convldkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_20' to 'cnnclassify_convldlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_21' to 'cnnclassify_convldmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_22' to 'cnnclassify_convldnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_4_23' to 'cnnclassify_convldoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5' to 'cnnclassify_convldpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_1' to 'cnnclassify_convldqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_2' to 'cnnclassify_convldrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_3' to 'cnnclassify_convldsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_4' to 'cnnclassify_convldtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_5' to 'cnnclassify_convlduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_6' to 'cnnclassify_convldvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_7' to 'cnnclassify_convldwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_8' to 'cnnclassify_convldxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_9' to 'cnnclassify_convldyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_10' to 'cnnclassify_convldzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_11' to 'cnnclassify_convldAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_12' to 'cnnclassify_convldBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_13' to 'cnnclassify_convldCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_14' to 'cnnclassify_convldDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_15' to 'cnnclassify_convldEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_16' to 'cnnclassify_convldFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_17' to 'cnnclassify_convldGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_18' to 'cnnclassify_convldHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_19' to 'cnnclassify_convldIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_20' to 'cnnclassify_convldJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_21' to 'cnnclassify_convldKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_22' to 'cnnclassify_convldLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_5_23' to 'cnnclassify_convldMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6' to 'cnnclassify_convldNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_1' to 'cnnclassify_convldOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_2' to 'cnnclassify_convldPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_3' to 'cnnclassify_convldQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_4' to 'cnnclassify_convldRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_5' to 'cnnclassify_convldSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_6' to 'cnnclassify_convldTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_7' to 'cnnclassify_convldUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_8' to 'cnnclassify_convldVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_9' to 'cnnclassify_convldWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_10' to 'cnnclassify_convldXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_11' to 'cnnclassify_convldYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_12' to 'cnnclassify_convldZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_13' to 'cnnclassify_convld0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_14' to 'cnnclassify_convld1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_15' to 'cnnclassify_convld2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_16' to 'cnnclassify_convld3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_17' to 'cnnclassify_convld4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_18' to 'cnnclassify_convld5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_19' to 'cnnclassify_convld6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_20' to 'cnnclassify_convld7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_21' to 'cnnclassify_convld8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_22' to 'cnnclassify_convld9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_6_23' to 'cnnclassify_convleaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7' to 'cnnclassify_convlebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_1' to 'cnnclassify_convlecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_2' to 'cnnclassify_convledO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_3' to 'cnnclassify_convleeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_4' to 'cnnclassify_convlefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_5' to 'cnnclassify_convlegO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_6' to 'cnnclassify_convlehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_7' to 'cnnclassify_convleiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_8' to 'cnnclassify_convlejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_9' to 'cnnclassify_convlekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_10' to 'cnnclassify_convlelP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_11' to 'cnnclassify_convlemP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_12' to 'cnnclassify_convlenQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_13' to 'cnnclassify_convleoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_14' to 'cnnclassify_convlepQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_15' to 'cnnclassify_convleqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_16' to 'cnnclassify_convlerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_17' to 'cnnclassify_convlesQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_18' to 'cnnclassify_convletR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_19' to 'cnnclassify_convleuR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_20' to 'cnnclassify_convlevR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_21' to 'cnnclassify_convlewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_22' to 'cnnclassify_convlexR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_7_23' to 'cnnclassify_convleyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8' to 'cnnclassify_convlezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_1' to 'cnnclassify_convleAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_2' to 'cnnclassify_convleBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_3' to 'cnnclassify_convleCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_4' to 'cnnclassify_convleDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_5' to 'cnnclassify_convleES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_6' to 'cnnclassify_convleFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_7' to 'cnnclassify_convleGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_8' to 'cnnclassify_convleHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_9' to 'cnnclassify_convleIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_10' to 'cnnclassify_convleJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_11' to 'cnnclassify_convleKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_12' to 'cnnclassify_convleLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_13' to 'cnnclassify_convleMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_14' to 'cnnclassify_convleNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_15' to 'cnnclassify_convleOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_16' to 'cnnclassify_convlePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_17' to 'cnnclassify_convleQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_18' to 'cnnclassify_convleRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_19' to 'cnnclassify_convleSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_20' to 'cnnclassify_convleTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_21' to 'cnnclassify_convleUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_22' to 'cnnclassify_convleVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_8_23' to 'cnnclassify_convleWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9' to 'cnnclassify_convleXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_1' to 'cnnclassify_convleYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_2' to 'cnnclassify_convleZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_3' to 'cnnclassify_convle0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_4' to 'cnnclassify_convle1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_5' to 'cnnclassify_convle2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_6' to 'cnnclassify_convle3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_7' to 'cnnclassify_convle4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_8' to 'cnnclassify_convle5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_9' to 'cnnclassify_convle6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_10' to 'cnnclassify_convle7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_11' to 'cnnclassify_convle8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_12' to 'cnnclassify_convle9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_13' to 'cnnclassify_convlfaY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_14' to 'cnnclassify_convlfbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_15' to 'cnnclassify_convlfcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_16' to 'cnnclassify_convlfdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_17' to 'cnnclassify_convlfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_18' to 'cnnclassify_convlffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_19' to 'cnnclassify_convlfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_20' to 'cnnclassify_convlfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_21' to 'cnnclassify_convlfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_22' to 'cnnclassify_convlfjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_9_23' to 'cnnclassify_convlfkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10' to 'cnnclassify_convlflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_1' to 'cnnclassify_convlfmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_2' to 'cnnclassify_convlfn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_3' to 'cnnclassify_convlfo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_4' to 'cnnclassify_convlfp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_5' to 'cnnclassify_convlfq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_6' to 'cnnclassify_convlfr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_7' to 'cnnclassify_convlfs0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_8' to 'cnnclassify_convlft1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_9' to 'cnnclassify_convlfu1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_10' to 'cnnclassify_convlfv1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_11' to 'cnnclassify_convlfw1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_12' to 'cnnclassify_convlfx1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_13' to 'cnnclassify_convlfy1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_14' to 'cnnclassify_convlfz2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_15' to 'cnnclassify_convlfA2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_16' to 'cnnclassify_convlfB2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_17' to 'cnnclassify_convlfC2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_18' to 'cnnclassify_convlfD2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_19' to 'cnnclassify_convlfE2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_20' to 'cnnclassify_convlfF3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_21' to 'cnnclassify_convlfG3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_22' to 'cnnclassify_convlfH3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_10_23' to 'cnnclassify_convlfI3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11' to 'cnnclassify_convlfJ3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_1' to 'cnnclassify_convlfK3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_2' to 'cnnclassify_convlfL3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_3' to 'cnnclassify_convlfM4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_4' to 'cnnclassify_convlfN4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_5' to 'cnnclassify_convlfO4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_6' to 'cnnclassify_convlfP4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_7' to 'cnnclassify_convlfQ4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_8' to 'cnnclassify_convlfR4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_9' to 'cnnclassify_convlfS5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_10' to 'cnnclassify_convlfT5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_11' to 'cnnclassify_convlfU5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_12' to 'cnnclassify_convlfV5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_13' to 'cnnclassify_convlfW5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_14' to 'cnnclassify_convlfX5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_15' to 'cnnclassify_convlfY6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_16' to 'cnnclassify_convlfZ6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_17' to 'cnnclassify_convlf06' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_18' to 'cnnclassify_convlf16' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_19' to 'cnnclassify_convlf26' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_20' to 'cnnclassify_convlf36' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_21' to 'cnnclassify_convlf47' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_22' to 'cnnclassify_convlf57' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_11_23' to 'cnnclassify_convlf67' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12' to 'cnnclassify_convlf77' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_1' to 'cnnclassify_convlf87' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_2' to 'cnnclassify_convlf97' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_3' to 'cnnclassify_convlga8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_4' to 'cnnclassify_convlgb8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_5' to 'cnnclassify_convlgc8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_6' to 'cnnclassify_convlgd8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_7' to 'cnnclassify_convlge8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_8' to 'cnnclassify_convlgf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_9' to 'cnnclassify_convlgg8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_10' to 'cnnclassify_convlgh9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_11' to 'cnnclassify_convlgi9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_12' to 'cnnclassify_convlgj9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_13' to 'cnnclassify_convlgk9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_14' to 'cnnclassify_convlgl9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_15' to 'cnnclassify_convlgm9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_16' to 'cnnclassify_convlgnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_17' to 'cnnclassify_convlgob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_18' to 'cnnclassify_convlgpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_19' to 'cnnclassify_convlgqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_20' to 'cnnclassify_convlgrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_21' to 'cnnclassify_convlgsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_22' to 'cnnclassify_convlgtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_12_23' to 'cnnclassify_convlgub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13' to 'cnnclassify_convlgvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_1' to 'cnnclassify_convlgwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_2' to 'cnnclassify_convlgxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_3' to 'cnnclassify_convlgyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_4' to 'cnnclassify_convlgzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_5' to 'cnnclassify_convlgAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_6' to 'cnnclassify_convlgBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_7' to 'cnnclassify_convlgCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_8' to 'cnnclassify_convlgDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_9' to 'cnnclassify_convlgEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_10' to 'cnnclassify_convlgFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_11' to 'cnnclassify_convlgGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_12' to 'cnnclassify_convlgHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_13' to 'cnnclassify_convlgIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_14' to 'cnnclassify_convlgJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_15' to 'cnnclassify_convlgKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_16' to 'cnnclassify_convlgLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_17' to 'cnnclassify_convlgMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_18' to 'cnnclassify_convlgNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgNb' is changed to 'cnnclassify_convlgNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_19' to 'cnnclassify_convlgOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgOb' is changed to 'cnnclassify_convlgOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_20' to 'cnnclassify_convlgPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgPb' is changed to 'cnnclassify_convlgPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_21' to 'cnnclassify_convlgQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgQb' is changed to 'cnnclassify_convlgQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_22' to 'cnnclassify_convlgRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgRb' is changed to 'cnnclassify_convlgRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_13_23' to 'cnnclassify_convlgSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgSb' is changed to 'cnnclassify_convlgSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14' to 'cnnclassify_convlgTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgTb' is changed to 'cnnclassify_convlgTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_1' to 'cnnclassify_convlgUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgUb' is changed to 'cnnclassify_convlgUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_2' to 'cnnclassify_convlgVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgVb' is changed to 'cnnclassify_convlgVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_3' to 'cnnclassify_convlgWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgWb' is changed to 'cnnclassify_convlgWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_4' to 'cnnclassify_convlgXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgXb' is changed to 'cnnclassify_convlgXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_5' to 'cnnclassify_convlgYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgYb' is changed to 'cnnclassify_convlgYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_6' to 'cnnclassify_convlgZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlgZb' is changed to 'cnnclassify_convlgZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_7' to 'cnnclassify_convlg0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_8' to 'cnnclassify_convlg1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_9' to 'cnnclassify_convlg2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_10' to 'cnnclassify_convlg3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_11' to 'cnnclassify_convlg4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_12' to 'cnnclassify_convlg5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_13' to 'cnnclassify_convlg6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_14' to 'cnnclassify_convlg7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_15' to 'cnnclassify_convlg8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_16' to 'cnnclassify_convlg9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_17' to 'cnnclassify_convlhab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_18' to 'cnnclassify_convlhbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_19' to 'cnnclassify_convlhcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_20' to 'cnnclassify_convlhdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_21' to 'cnnclassify_convlheb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_22' to 'cnnclassify_convlhfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_14_23' to 'cnnclassify_convlhgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15' to 'cnnclassify_convlhhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_1' to 'cnnclassify_convlhib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_2' to 'cnnclassify_convlhjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_3' to 'cnnclassify_convlhkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_4' to 'cnnclassify_convlhlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_5' to 'cnnclassify_convlhmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_6' to 'cnnclassify_convlhnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_7' to 'cnnclassify_convlhob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_8' to 'cnnclassify_convlhpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_9' to 'cnnclassify_convlhqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_10' to 'cnnclassify_convlhrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_11' to 'cnnclassify_convlhsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_12' to 'cnnclassify_convlhtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_13' to 'cnnclassify_convlhub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_14' to 'cnnclassify_convlhvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_15' to 'cnnclassify_convlhwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_16' to 'cnnclassify_convlhxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_17' to 'cnnclassify_convlhyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_18' to 'cnnclassify_convlhzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_19' to 'cnnclassify_convlhAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhAb' is changed to 'cnnclassify_convlhAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_20' to 'cnnclassify_convlhBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhBb' is changed to 'cnnclassify_convlhBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_21' to 'cnnclassify_convlhCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhCb' is changed to 'cnnclassify_convlhCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_22' to 'cnnclassify_convlhDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhDb' is changed to 'cnnclassify_convlhDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_15_23' to 'cnnclassify_convlhEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhEb' is changed to 'cnnclassify_convlhEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16' to 'cnnclassify_convlhFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhFb' is changed to 'cnnclassify_convlhFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_1' to 'cnnclassify_convlhGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhGb' is changed to 'cnnclassify_convlhGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_2' to 'cnnclassify_convlhHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhHb' is changed to 'cnnclassify_convlhHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_3' to 'cnnclassify_convlhIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhIb' is changed to 'cnnclassify_convlhIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_4' to 'cnnclassify_convlhJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhJb' is changed to 'cnnclassify_convlhJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_5' to 'cnnclassify_convlhKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhKb' is changed to 'cnnclassify_convlhKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_6' to 'cnnclassify_convlhLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhLb' is changed to 'cnnclassify_convlhLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_7' to 'cnnclassify_convlhMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhMb' is changed to 'cnnclassify_convlhMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_8' to 'cnnclassify_convlhNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhNb' is changed to 'cnnclassify_convlhNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_9' to 'cnnclassify_convlhOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhOb' is changed to 'cnnclassify_convlhOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_10' to 'cnnclassify_convlhPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhPb' is changed to 'cnnclassify_convlhPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_11' to 'cnnclassify_convlhQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhQb' is changed to 'cnnclassify_convlhQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_12' to 'cnnclassify_convlhRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhRb' is changed to 'cnnclassify_convlhRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_13' to 'cnnclassify_convlhSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhSb' is changed to 'cnnclassify_convlhSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_14' to 'cnnclassify_convlhTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhTb' is changed to 'cnnclassify_convlhTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_15' to 'cnnclassify_convlhUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhUb' is changed to 'cnnclassify_convlhUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_16' to 'cnnclassify_convlhVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhVb' is changed to 'cnnclassify_convlhVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_17' to 'cnnclassify_convlhWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhWb' is changed to 'cnnclassify_convlhWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_18' to 'cnnclassify_convlhXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhXb' is changed to 'cnnclassify_convlhXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_19' to 'cnnclassify_convlhYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhYb' is changed to 'cnnclassify_convlhYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_20' to 'cnnclassify_convlhZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlhZb' is changed to 'cnnclassify_convlhZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_21' to 'cnnclassify_convlh0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_22' to 'cnnclassify_convlh1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_16_23' to 'cnnclassify_convlh2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17' to 'cnnclassify_convlh3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_1' to 'cnnclassify_convlh4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_2' to 'cnnclassify_convlh5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_3' to 'cnnclassify_convlh6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_4' to 'cnnclassify_convlh7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_5' to 'cnnclassify_convlh8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_6' to 'cnnclassify_convlh9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_7' to 'cnnclassify_convliab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_8' to 'cnnclassify_convlibb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_9' to 'cnnclassify_convlicb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_10' to 'cnnclassify_convlidb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_11' to 'cnnclassify_convlieb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_12' to 'cnnclassify_convlifb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_13' to 'cnnclassify_convligb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_14' to 'cnnclassify_convlihb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_15' to 'cnnclassify_convliib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_16' to 'cnnclassify_convlijb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_17' to 'cnnclassify_convlikb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_18' to 'cnnclassify_convlilb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_19' to 'cnnclassify_convlimb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_20' to 'cnnclassify_convlinb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_21' to 'cnnclassify_convliob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_22' to 'cnnclassify_convlipb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_17_23' to 'cnnclassify_convliqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18' to 'cnnclassify_convlirb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_1' to 'cnnclassify_convlisb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_2' to 'cnnclassify_convlitb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_3' to 'cnnclassify_convliub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_4' to 'cnnclassify_convlivb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_5' to 'cnnclassify_convliwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_6' to 'cnnclassify_convlixb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_7' to 'cnnclassify_convliyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_8' to 'cnnclassify_convlizb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_9' to 'cnnclassify_convliAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliAb' is changed to 'cnnclassify_convliAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_10' to 'cnnclassify_convliBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliBb' is changed to 'cnnclassify_convliBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_11' to 'cnnclassify_convliCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliCb' is changed to 'cnnclassify_convliCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_12' to 'cnnclassify_convliDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliDb' is changed to 'cnnclassify_convliDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_13' to 'cnnclassify_convliEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliEb' is changed to 'cnnclassify_convliEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_14' to 'cnnclassify_convliFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliFb' is changed to 'cnnclassify_convliFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_15' to 'cnnclassify_convliGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliGb' is changed to 'cnnclassify_convliGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_16' to 'cnnclassify_convliHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliHb' is changed to 'cnnclassify_convliHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_17' to 'cnnclassify_convliIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliIb' is changed to 'cnnclassify_convliIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_18' to 'cnnclassify_convliJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliJb' is changed to 'cnnclassify_convliJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_19' to 'cnnclassify_convliKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliKb' is changed to 'cnnclassify_convliKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_20' to 'cnnclassify_convliLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliLb' is changed to 'cnnclassify_convliLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_21' to 'cnnclassify_convliMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliMb' is changed to 'cnnclassify_convliMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_22' to 'cnnclassify_convliNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliNb' is changed to 'cnnclassify_convliNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_18_23' to 'cnnclassify_convliOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliOb' is changed to 'cnnclassify_convliOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19' to 'cnnclassify_convliPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliPb' is changed to 'cnnclassify_convliPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_1' to 'cnnclassify_convliQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliQb' is changed to 'cnnclassify_convliQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_2' to 'cnnclassify_convliRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliRb' is changed to 'cnnclassify_convliRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_3' to 'cnnclassify_convliSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliSb' is changed to 'cnnclassify_convliSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_4' to 'cnnclassify_convliTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliTb' is changed to 'cnnclassify_convliTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_5' to 'cnnclassify_convliUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliUb' is changed to 'cnnclassify_convliUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_6' to 'cnnclassify_convliVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliVb' is changed to 'cnnclassify_convliVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_7' to 'cnnclassify_convliWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliWb' is changed to 'cnnclassify_convliWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_8' to 'cnnclassify_convliXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliXb' is changed to 'cnnclassify_convliXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_9' to 'cnnclassify_convliYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliYb' is changed to 'cnnclassify_convliYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_10' to 'cnnclassify_convliZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convliZb' is changed to 'cnnclassify_convliZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_11' to 'cnnclassify_convli0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_12' to 'cnnclassify_convli1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_13' to 'cnnclassify_convli2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_14' to 'cnnclassify_convli3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_15' to 'cnnclassify_convli4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_16' to 'cnnclassify_convli5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_17' to 'cnnclassify_convli6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_18' to 'cnnclassify_convli7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_19' to 'cnnclassify_convli8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_20' to 'cnnclassify_convli9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_21' to 'cnnclassify_convljab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_22' to 'cnnclassify_convljbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_19_23' to 'cnnclassify_convljcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20' to 'cnnclassify_convljdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_1' to 'cnnclassify_convljeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_2' to 'cnnclassify_convljfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_3' to 'cnnclassify_convljgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_4' to 'cnnclassify_convljhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_5' to 'cnnclassify_convljib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_6' to 'cnnclassify_convljjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_7' to 'cnnclassify_convljkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_8' to 'cnnclassify_convljlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_9' to 'cnnclassify_convljmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_10' to 'cnnclassify_convljnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_11' to 'cnnclassify_convljob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_12' to 'cnnclassify_convljpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_13' to 'cnnclassify_convljqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_14' to 'cnnclassify_convljrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_15' to 'cnnclassify_convljsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_16' to 'cnnclassify_convljtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_17' to 'cnnclassify_convljub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_18' to 'cnnclassify_convljvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_19' to 'cnnclassify_convljwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_20' to 'cnnclassify_convljxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_21' to 'cnnclassify_convljyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_22' to 'cnnclassify_convljzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_20_23' to 'cnnclassify_convljAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljAb' is changed to 'cnnclassify_convljAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21' to 'cnnclassify_convljBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljBb' is changed to 'cnnclassify_convljBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_1' to 'cnnclassify_convljCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljCb' is changed to 'cnnclassify_convljCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_2' to 'cnnclassify_convljDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljDb' is changed to 'cnnclassify_convljDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_3' to 'cnnclassify_convljEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljEb' is changed to 'cnnclassify_convljEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_4' to 'cnnclassify_convljFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljFb' is changed to 'cnnclassify_convljFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_5' to 'cnnclassify_convljGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljGb' is changed to 'cnnclassify_convljGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_6' to 'cnnclassify_convljHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljHb' is changed to 'cnnclassify_convljHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_7' to 'cnnclassify_convljIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljIb' is changed to 'cnnclassify_convljIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_8' to 'cnnclassify_convljJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljJb' is changed to 'cnnclassify_convljJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_9' to 'cnnclassify_convljKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljKb' is changed to 'cnnclassify_convljKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_10' to 'cnnclassify_convljLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljLb' is changed to 'cnnclassify_convljLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_11' to 'cnnclassify_convljMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljMb' is changed to 'cnnclassify_convljMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_12' to 'cnnclassify_convljNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljNb' is changed to 'cnnclassify_convljNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_13' to 'cnnclassify_convljOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljOb' is changed to 'cnnclassify_convljOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_14' to 'cnnclassify_convljPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljPb' is changed to 'cnnclassify_convljPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_15' to 'cnnclassify_convljQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljQb' is changed to 'cnnclassify_convljQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_16' to 'cnnclassify_convljRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljRb' is changed to 'cnnclassify_convljRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_17' to 'cnnclassify_convljSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljSb' is changed to 'cnnclassify_convljSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_18' to 'cnnclassify_convljTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljTb' is changed to 'cnnclassify_convljTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_19' to 'cnnclassify_convljUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljUb' is changed to 'cnnclassify_convljUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_20' to 'cnnclassify_convljVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljVb' is changed to 'cnnclassify_convljVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_21' to 'cnnclassify_convljWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljWb' is changed to 'cnnclassify_convljWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_22' to 'cnnclassify_convljXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljXb' is changed to 'cnnclassify_convljXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_21_23' to 'cnnclassify_convljYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljYb' is changed to 'cnnclassify_convljYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22' to 'cnnclassify_convljZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convljZb' is changed to 'cnnclassify_convljZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_1' to 'cnnclassify_convlj0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_2' to 'cnnclassify_convlj1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_3' to 'cnnclassify_convlj2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_4' to 'cnnclassify_convlj3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_5' to 'cnnclassify_convlj4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_6' to 'cnnclassify_convlj5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_7' to 'cnnclassify_convlj6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_8' to 'cnnclassify_convlj7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_9' to 'cnnclassify_convlj8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_10' to 'cnnclassify_convlj9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_11' to 'cnnclassify_convlkab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_12' to 'cnnclassify_convlkbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_13' to 'cnnclassify_convlkcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_14' to 'cnnclassify_convlkdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_15' to 'cnnclassify_convlkeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_16' to 'cnnclassify_convlkfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_17' to 'cnnclassify_convlkgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_18' to 'cnnclassify_convlkhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_19' to 'cnnclassify_convlkib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_20' to 'cnnclassify_convlkjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_21' to 'cnnclassify_convlkkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_22' to 'cnnclassify_convlklb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_22_23' to 'cnnclassify_convlkmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23' to 'cnnclassify_convlknb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_1' to 'cnnclassify_convlkob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_2' to 'cnnclassify_convlkpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_3' to 'cnnclassify_convlkqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_4' to 'cnnclassify_convlkrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_5' to 'cnnclassify_convlksb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_6' to 'cnnclassify_convlktb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_7' to 'cnnclassify_convlkub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_8' to 'cnnclassify_convlkvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_9' to 'cnnclassify_convlkwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_10' to 'cnnclassify_convlkxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_11' to 'cnnclassify_convlkyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_12' to 'cnnclassify_convlkzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_13' to 'cnnclassify_convlkAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkAb' is changed to 'cnnclassify_convlkAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_14' to 'cnnclassify_convlkBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkBb' is changed to 'cnnclassify_convlkBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_15' to 'cnnclassify_convlkCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkCb' is changed to 'cnnclassify_convlkCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_16' to 'cnnclassify_convlkDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkDb' is changed to 'cnnclassify_convlkDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_17' to 'cnnclassify_convlkEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkEb' is changed to 'cnnclassify_convlkEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_18' to 'cnnclassify_convlkFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkFb' is changed to 'cnnclassify_convlkFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_19' to 'cnnclassify_convlkGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkGb' is changed to 'cnnclassify_convlkGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_20' to 'cnnclassify_convlkHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkHb' is changed to 'cnnclassify_convlkHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_21' to 'cnnclassify_convlkIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkIb' is changed to 'cnnclassify_convlkIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_22' to 'cnnclassify_convlkJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkJb' is changed to 'cnnclassify_convlkJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_23_23' to 'cnnclassify_convlkKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkKb' is changed to 'cnnclassify_convlkKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_ro' to 'cnnclassify_convlkLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkLb' is changed to 'cnnclassify_convlkLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_co' to 'cnnclassify_convlkMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlkMb' is changed to 'cnnclassify_convlkMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0' to 'cnnclassify_poollkNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_1' to 'cnnclassify_poollkOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_2' to 'cnnclassify_poollkPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_3' to 'cnnclassify_poollkQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_4' to 'cnnclassify_poollkRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_5' to 'cnnclassify_poollkSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_6' to 'cnnclassify_poollkTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_7' to 'cnnclassify_poollkUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_8' to 'cnnclassify_poollkVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_9' to 'cnnclassify_poollkWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_10' to 'cnnclassify_poollkXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_0_11' to 'cnnclassify_poollkYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1' to 'cnnclassify_poollkZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_1' to 'cnnclassify_poollk0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_2' to 'cnnclassify_poollk1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_3' to 'cnnclassify_poollk2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_4' to 'cnnclassify_poollk3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_5' to 'cnnclassify_poollk4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_6' to 'cnnclassify_poollk5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_7' to 'cnnclassify_poollk6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_8' to 'cnnclassify_poollk7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_9' to 'cnnclassify_poollk8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_10' to 'cnnclassify_poollk9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_1_11' to 'cnnclassify_poolllab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2' to 'cnnclassify_poolllbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_1' to 'cnnclassify_poolllcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_2' to 'cnnclassify_poollldb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_3' to 'cnnclassify_poollleb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_4' to 'cnnclassify_poolllfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_5' to 'cnnclassify_poolllgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_6' to 'cnnclassify_poolllhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_7' to 'cnnclassify_poolllib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_8' to 'cnnclassify_poollljb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_9' to 'cnnclassify_poolllkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_10' to 'cnnclassify_poollllb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_2_11' to 'cnnclassify_poolllmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3' to 'cnnclassify_poolllnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_1' to 'cnnclassify_poolllob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_2' to 'cnnclassify_poolllpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_3' to 'cnnclassify_poolllqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_4' to 'cnnclassify_poolllrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_5' to 'cnnclassify_poolllsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_6' to 'cnnclassify_poollltb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_7' to 'cnnclassify_poolllub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_8' to 'cnnclassify_poolllvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_9' to 'cnnclassify_poolllwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_10' to 'cnnclassify_poolllxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_3_11' to 'cnnclassify_poolllyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4' to 'cnnclassify_poolllzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_1' to 'cnnclassify_poolllAb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllAb' is changed to 'cnnclassify_poolllAb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_2' to 'cnnclassify_poolllBb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllBb' is changed to 'cnnclassify_poolllBb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_3' to 'cnnclassify_poolllCb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllCb' is changed to 'cnnclassify_poolllCb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_4' to 'cnnclassify_poolllDb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllDb' is changed to 'cnnclassify_poolllDb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_5' to 'cnnclassify_poolllEb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllEb' is changed to 'cnnclassify_poolllEb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_6' to 'cnnclassify_poolllFb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllFb' is changed to 'cnnclassify_poolllFb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_7' to 'cnnclassify_poolllGb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllGb' is changed to 'cnnclassify_poolllGb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_8' to 'cnnclassify_poolllHb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllHb' is changed to 'cnnclassify_poolllHb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_9' to 'cnnclassify_poolllIb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllIb' is changed to 'cnnclassify_poolllIb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_10' to 'cnnclassify_poolllJb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllJb' is changed to 'cnnclassify_poolllJb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_4_11' to 'cnnclassify_poolllKb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllKb' is changed to 'cnnclassify_poolllKb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5' to 'cnnclassify_poolllLb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllLb' is changed to 'cnnclassify_poolllLb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_1' to 'cnnclassify_poolllMb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllMb' is changed to 'cnnclassify_poolllMb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_2' to 'cnnclassify_poolllNb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllNb' is changed to 'cnnclassify_poolllNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_3' to 'cnnclassify_poolllOb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllOb' is changed to 'cnnclassify_poolllOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_4' to 'cnnclassify_poolllPb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllPb' is changed to 'cnnclassify_poolllPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_5' to 'cnnclassify_poolllQb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllQb' is changed to 'cnnclassify_poolllQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_6' to 'cnnclassify_poolllRb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllRb' is changed to 'cnnclassify_poolllRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_7' to 'cnnclassify_poolllSb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllSb' is changed to 'cnnclassify_poolllSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_8' to 'cnnclassify_poolllTb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllTb' is changed to 'cnnclassify_poolllTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_9' to 'cnnclassify_poolllUb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllUb' is changed to 'cnnclassify_poolllUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_10' to 'cnnclassify_poolllVb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllVb' is changed to 'cnnclassify_poolllVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_5_11' to 'cnnclassify_poolllWb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllWb' is changed to 'cnnclassify_poolllWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6' to 'cnnclassify_poolllXb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllXb' is changed to 'cnnclassify_poolllXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_1' to 'cnnclassify_poolllYb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllYb' is changed to 'cnnclassify_poolllYb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_2' to 'cnnclassify_poolllZb' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poolllZb' is changed to 'cnnclassify_poolllZb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_3' to 'cnnclassify_poolll0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_4' to 'cnnclassify_poolll1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_5' to 'cnnclassify_poolll2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_6' to 'cnnclassify_poolll3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_7' to 'cnnclassify_poolll4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_8' to 'cnnclassify_poolll5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_9' to 'cnnclassify_poolll6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_10' to 'cnnclassify_poolll7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_6_11' to 'cnnclassify_poolll8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7' to 'cnnclassify_poolll9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_1' to 'cnnclassify_poollmab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_2' to 'cnnclassify_poollmbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_3' to 'cnnclassify_poollmcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_4' to 'cnnclassify_poollmdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_5' to 'cnnclassify_poollmeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_6' to 'cnnclassify_poollmfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_7' to 'cnnclassify_poollmgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_8' to 'cnnclassify_poollmhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_9' to 'cnnclassify_poollmib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_10' to 'cnnclassify_poollmjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_7_11' to 'cnnclassify_poollmkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8' to 'cnnclassify_poollmlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_1' to 'cnnclassify_poollmmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_2' to 'cnnclassify_poollmnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_3' to 'cnnclassify_poollmob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_4' to 'cnnclassify_poollmpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_5' to 'cnnclassify_poollmqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_6' to 'cnnclassify_poollmrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_7' to 'cnnclassify_poollmsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_8' to 'cnnclassify_poollmtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_9' to 'cnnclassify_poollmub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_10' to 'cnnclassify_poollmvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_8_11' to 'cnnclassify_poollmwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9' to 'cnnclassify_poollmxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_1' to 'cnnclassify_poollmyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_2' to 'cnnclassify_poollmzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_3' to 'cnnclassify_poollmAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_4' to 'cnnclassify_poollmBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_5' to 'cnnclassify_poollmCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_6' to 'cnnclassify_poollmDc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_7' to 'cnnclassify_poollmEc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_8' to 'cnnclassify_poollmFc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_9' to 'cnnclassify_poollmGc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_10' to 'cnnclassify_poollmHc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_9_11' to 'cnnclassify_poollmIc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10' to 'cnnclassify_poollmJc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_1' to 'cnnclassify_poollmKc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_2' to 'cnnclassify_poollmLc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_3' to 'cnnclassify_poollmMc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_4' to 'cnnclassify_poollmNc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_5' to 'cnnclassify_poollmOc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_6' to 'cnnclassify_poollmPc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_7' to 'cnnclassify_poollmQc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_8' to 'cnnclassify_poollmRc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_9' to 'cnnclassify_poollmSc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_10' to 'cnnclassify_poollmTc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_10_11' to 'cnnclassify_poollmUc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11' to 'cnnclassify_poollmVc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_1' to 'cnnclassify_poollmWc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_2' to 'cnnclassify_poollmXc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_3' to 'cnnclassify_poollmYc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_4' to 'cnnclassify_poollmZc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_poollmZc' is changed to 'cnnclassify_poollmZc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_5' to 'cnnclassify_poollm0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_6' to 'cnnclassify_poollm1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_7' to 'cnnclassify_poollm2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_8' to 'cnnclassify_poollm3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_9' to 'cnnclassify_poollm4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_10' to 'cnnclassify_poollm5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_11_11' to 'cnnclassify_poollm6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_ro' to 'cnnclassify_poollm7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_co' to 'cnnclassify_poollm8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0' to 'cnnclassify_convlm9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_1' to 'cnnclassify_convlnac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_2' to 'cnnclassify_convlnbc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_3' to 'cnnclassify_convlncc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_4' to 'cnnclassify_convlndc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_5' to 'cnnclassify_convlnec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_6' to 'cnnclassify_convlnfc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_0_7' to 'cnnclassify_convlngc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1' to 'cnnclassify_convlnhc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_1' to 'cnnclassify_convlnic' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_2' to 'cnnclassify_convlnjc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_3' to 'cnnclassify_convlnkc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_4' to 'cnnclassify_convlnlc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_5' to 'cnnclassify_convlnmc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_6' to 'cnnclassify_convlnnc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_1_7' to 'cnnclassify_convlnoc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2' to 'cnnclassify_convlnpc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_1' to 'cnnclassify_convlnqc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_2' to 'cnnclassify_convlnrc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_3' to 'cnnclassify_convlnsc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_4' to 'cnnclassify_convlntc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_5' to 'cnnclassify_convlnuc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_6' to 'cnnclassify_convlnvc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_2_7' to 'cnnclassify_convlnwc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3' to 'cnnclassify_convlnxc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_1' to 'cnnclassify_convlnyc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_2' to 'cnnclassify_convlnzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_3' to 'cnnclassify_convlnAc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnAc' is changed to 'cnnclassify_convlnAc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_4' to 'cnnclassify_convlnBc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnBc' is changed to 'cnnclassify_convlnBc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_5' to 'cnnclassify_convlnCc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnCc' is changed to 'cnnclassify_convlnCc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_6' to 'cnnclassify_convlnDc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnDc' is changed to 'cnnclassify_convlnDc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_3_7' to 'cnnclassify_convlnEc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnEc' is changed to 'cnnclassify_convlnEc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4' to 'cnnclassify_convlnFc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnFc' is changed to 'cnnclassify_convlnFc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_1' to 'cnnclassify_convlnGc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnGc' is changed to 'cnnclassify_convlnGc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_2' to 'cnnclassify_convlnHc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnHc' is changed to 'cnnclassify_convlnHc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_3' to 'cnnclassify_convlnIc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnIc' is changed to 'cnnclassify_convlnIc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_4' to 'cnnclassify_convlnJc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnJc' is changed to 'cnnclassify_convlnJc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_5' to 'cnnclassify_convlnKc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnKc' is changed to 'cnnclassify_convlnKc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_6' to 'cnnclassify_convlnLc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnLc' is changed to 'cnnclassify_convlnLc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_4_7' to 'cnnclassify_convlnMc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnMc' is changed to 'cnnclassify_convlnMc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5' to 'cnnclassify_convlnNc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnNc' is changed to 'cnnclassify_convlnNc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_1' to 'cnnclassify_convlnOc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnOc' is changed to 'cnnclassify_convlnOc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_2' to 'cnnclassify_convlnPc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnPc' is changed to 'cnnclassify_convlnPc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_3' to 'cnnclassify_convlnQc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnQc' is changed to 'cnnclassify_convlnQc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_4' to 'cnnclassify_convlnRc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnRc' is changed to 'cnnclassify_convlnRc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_5' to 'cnnclassify_convlnSc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnSc' is changed to 'cnnclassify_convlnSc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_6' to 'cnnclassify_convlnTc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnTc' is changed to 'cnnclassify_convlnTc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_5_7' to 'cnnclassify_convlnUc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnUc' is changed to 'cnnclassify_convlnUc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6' to 'cnnclassify_convlnVc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnVc' is changed to 'cnnclassify_convlnVc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_1' to 'cnnclassify_convlnWc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnWc' is changed to 'cnnclassify_convlnWc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_2' to 'cnnclassify_convlnXc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnXc' is changed to 'cnnclassify_convlnXc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_3' to 'cnnclassify_convlnYc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnYc' is changed to 'cnnclassify_convlnYc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_4' to 'cnnclassify_convlnZc' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'cnnclassify_convlnZc' is changed to 'cnnclassify_convlnZc_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_5' to 'cnnclassify_convln0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_6' to 'cnnclassify_convln1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_6_7' to 'cnnclassify_convln2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7' to 'cnnclassify_convln3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_1' to 'cnnclassify_convln4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_2' to 'cnnclassify_convln5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_3' to 'cnnclassify_convln6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_4' to 'cnnclassify_convln7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_5' to 'cnnclassify_convln8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_6' to 'cnnclassify_convln9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_7_7' to 'cnnclassify_convloac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_ro' to 'cnnclassify_convlobc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_co' to 'cnnclassify_convlocc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollodc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_ro' to 'cnnclassify_poolloec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_co' to 'cnnclassify_poollofc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output' to 'cnnclassify_cconlogc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_fptrunc_64ns_32_1_1' to 'CNN1_Core_fptruncohc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN1_Core_dcmp_64ns_64ns_1_1_1' to 'CNN1_Core_dcmp_64oic' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'cnnclassify' is 50177 from HDL expression: (1'b1 == ap_CS_fsm_state397)
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_dcmp_64oic': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN1_Core_fptruncohc': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 133.018 seconds; current allocated memory: 3.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN1_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN1_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN1_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arrojc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN1_Core'.
INFO: [HLS 200-111]  Elapsed time: 16.51 seconds; current allocated memory: 3.253 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'CNN1_Core_sdiv_48dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN1_Core_udiv_31eOg_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convljbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convllbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convltde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convludo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlIfE_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_kerKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temLf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outMgi_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_p_kernePgM' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_p_kernePgM_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_inputQgW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_Rg6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_outpuShg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayThq_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayUhA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayVhK_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayWhU_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayXh4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayYie_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayZio_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay0iy_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay1iI_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay2iS_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay3i2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay4jc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay5jm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay8jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay9j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybil_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_inputbjl_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_bll_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpubml_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_1_p_kerbnm' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_p_kerbnm_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_inpbom_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_tembpm_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_outbqm_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlaybrm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlaybsm_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlbtn_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlkLb_x_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollm7c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlm9c_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlobc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollodc_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poolloec_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlogc_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN1_Core_input_val_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c18_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c19_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arrojc_U(start_for_Mat2Arrojc)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:51 ; elapsed = 00:13:54 . Memory (MB): peak = 4524.578 ; gain = 4467.227
INFO: [SYSC 207-301] Generating SystemC RTL for CNN1_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN1_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN1_Core.
INFO: [HLS 200-112] Total elapsed time: 839.529 seconds; peak allocated memory: 3.253 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.520 ; gain = 46.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.520 ; gain = 46.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<100, 100, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<100, 100, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::init' into 'hls::Mat<100, 100, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::write' into 'hls::Mat<100, 100, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::read' into 'hls::Mat<100, 100, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator>>' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2385).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./my_function.h:126).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:108).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:277).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:270).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10>' (./cnn.h:287).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 239.426 ; gain = 181.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] image_core.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 297.668 ; gain = 239.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2294) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2374) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2398) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2408) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./my_function.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2417) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 5 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<8, 100, 100, 0>'
	 'hls::Resize<0, 100, 100, 28, 28>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2303:45) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2372:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2413:23) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2420:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:277:3) to (./cnn.h:271:26) in function 'hls::CconLayer<12, 10, 4, 4>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:284:26) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 393.020 ; gain = 335.141
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<6, 24, 24, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<12, 8, 8, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./cnn.h:271:13) in function 'hls::CconLayer<12, 10, 4, 4>'.
WARNING: [XFORM 203-631] Renaming function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.1' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.2' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.3' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' to 'Resize_opr_linear' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 100, 100, 28, 28>' to 'Resize' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451:9)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2>' to 'PoolLayer' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2>' to 'PoolLayer.1' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./my_function.h:122:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5>' to 'ConvLayer' (./cnn.h:14:22)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5>' to 'ConvLayer.1' (./my_function.h:14:7)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4>' to 'CconLayer' (./cnn.h:14:23)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 100, 100, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:25 ; elapsed = 00:03:58 . Memory (MB): peak = 1442.570 ; gain = 1384.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 241.661 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.158 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 1.158 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.362 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 1.164 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 1.165 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.225 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.166 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 1.166 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 1.168 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 1.169 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.045 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 1.170 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 1.170 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.573 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.423 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.593 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.286 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 1.211 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_sdiv_48ns_22s_48_52_seq_1' to 'CNN2_Core_sdiv_48dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_udiv_31ns_32s_16_35_1' to 'CNN2_Core_udiv_31eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_mul_mul_20s_8ns_28_1_1' to 'CNN2_Core_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_mul_mulfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sdiv_48dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_udiv_31eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.822 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_kernel_val_V_1' to 'ConvLayer_1_p_kerjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_sitodp_64s_64_3_1' to 'CNN2_Core_sitodp_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dexp_64ns_64ns_64_11_full_dsp_1' to 'CNN2_Core_dexp_64pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 1.218 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.518 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_kernel_val_V17' to 'PoolLayer_p_kerneqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_output_val_V' to 'PoolLayer_p_outputde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 1.220 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_kernel_val_V_1' to 'ConvLayer_p_kernexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuzec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.223 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_kernel_val_V' to 'PoolLayer_1_p_kerAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_output_val_V' to 'PoolLayer_1_p_outDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 1.225 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 8.098 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 18.45 seconds; current allocated memory: 1.269 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'CNN2_Core_sdiv_48dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN2_Core_udiv_31eOg_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_kerjbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outlbW_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_p_kerneqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_p_kerneqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_sc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_outputde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayvdy_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_1_p_kerAem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_p_kerAem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temCeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_outDeQ_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputGfk_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlMgi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_empty_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vOgC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c18_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c19_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrPgM_U(start_for_Mat2ArrPgM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:03 ; elapsed = 00:05:49 . Memory (MB): peak = 1667.883 ; gain = 1610.004
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 350.429 seconds; peak allocated memory: 1.269 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
WARNING: [HLS 200-40] In file included from image_core.cpp:1:
image_core.cpp:5:21: error: use of undeclared identifier 'fixed16_48'
 hls::Array2D<28,28,fixed16_48> &input,
                    ^
image_core.cpp:5:21: error: use of undeclared identifier 'fixed16_48'
image_core.cpp:56:21: error: use of undeclared identifier 'fixed16_48'
 hls::Array2D<28,28,fixed16_48> input;
                    ^
image_core.cpp:56:33: error: C++ requires a type specifier for all declarations
 hls::Array2D<28,28,fixed16_48> input;
                                ^~~~~
4 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from image_core.cpp:1:
image_core.cpp:5:21: error: use of undeclared identifier 'fixed16_48'
 hls::Array2D<28,28,fixed16_48> &input,
                    ^
image_core.cpp:5:21: error: use of undeclared identifier 'fixed16_48'
image_core.cpp:56:21: error: use of undeclared identifier 'fixed16_48'
 hls::Array2D<28,28,fixed16_48> input;
                    ^
image_core.cpp:56:33: error: C++ requires a type specifier for all declarations
 hls::Array2D<28,28,fixed16_48> input;
                                ^~~~~
4 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 104.766 ; gain = 46.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 104.766 ; gain = 46.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<100, 100, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<100, 100, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::init' into 'hls::Mat<100, 100, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::write' into 'hls::Mat<100, 100, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::read' into 'hls::Mat<100, 100, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator>>' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2385).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./my_function.h:126).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:108).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:277).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:270).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10>' (./cnn.h:287).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 240.266 ; gain = 182.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] image_core.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 300.656 ; gain = 242.797
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2294) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2374) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2398) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2408) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./my_function.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2417) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 5 process function(s): 
	 'Block_Mat.exit6_proc'
	 'hls::AXIvideo2Mat<8, 100, 100, 0>'
	 'hls::Resize<0, 100, 100, 28, 28>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2303:45) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2372:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2413:23) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2420:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:277:3) to (./cnn.h:271:26) in function 'hls::CconLayer<12, 10, 4, 4>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:284:26) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 397.344 ; gain = 339.484
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<6, 24, 24, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<12, 8, 8, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./cnn.h:271:13) in function 'hls::CconLayer<12, 10, 4, 4>'.
WARNING: [XFORM 203-631] Renaming function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.1' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.2' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.3' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' to 'Resize_opr_linear' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 100, 100, 28, 28>' to 'Resize' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451:9)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2>' to 'PoolLayer' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2>' to 'PoolLayer.1' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./my_function.h:122:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5>' to 'ConvLayer' (./cnn.h:14:22)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5>' to 'ConvLayer.1' (./my_function.h:14:7)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4>' to 'CconLayer' (./cnn.h:14:23)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 100, 100, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:49 ; elapsed = 00:03:13 . Memory (MB): peak = 1448.426 ; gain = 1390.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit6_proc' to 'Block_Mat_exit6_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 196.319 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.165 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 1.166 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 1.171 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.172 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 1.173 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 1.174 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 1.175 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.176 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 1.177 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 1.177 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.432 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.819 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.006 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit6_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit6_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 1.219 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_sdiv_48ns_22s_48_52_seq_1' to 'CNN2_Core_sdiv_48dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_udiv_31ns_32s_16_35_1' to 'CNN2_Core_udiv_31eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_mul_mul_20s_8ns_28_1_1' to 'CNN2_Core_mul_mulfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_mul_mulfYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sdiv_48dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_udiv_31eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_kernel_val_V_1' to 'ConvLayer_1_p_kerjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_sitodp_64s_64_3_1' to 'CNN2_Core_sitodp_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dexp_64ns_64ns_64_11_full_dsp_1' to 'CNN2_Core_dexp_64pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 1.226 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_kernel_val_V17' to 'PoolLayer_p_kerneqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_output_val_V' to 'PoolLayer_p_outputde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 1.228 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 1.073 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_kernel_val_V_1' to 'ConvLayer_p_kernexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuzec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.230 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 1.452 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_kernel_val_V' to 'PoolLayer_1_p_kerAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_output_val_V' to 'PoolLayer_1_p_outDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 1.232 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 7.318 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 15.677 seconds; current allocated memory: 1.277 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'CNN2_Core_sdiv_48dEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN2_Core_udiv_31eOg_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_kerjbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outlbW_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_p_kerneqcK' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_p_kerneqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_sc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_outputde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayudo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayvdy_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuzec_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_1_p_kerAem' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_p_kerAem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temCeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_outDeQ_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayFfa_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputGfk_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlMgi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_empty_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vOgC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c18_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c19_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrPgM_U(start_for_Mat2ArrPgM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:16 ; elapsed = 00:04:52 . Memory (MB): peak = 1674.984 ; gain = 1617.125
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 293.359 seconds; peak allocated memory: 1.277 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.973 ; gain = 46.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 103.973 ; gain = 46.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./my_function.h:126).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:108).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:124).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:277).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:253).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:231).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:236).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:238).
INFO: [XFORM 203-603] Inlining function 'hls::pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2>' (./cnn.h:257).
INFO: [XFORM 203-603] Inlining function 'hls::reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:270).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10>' (./cnn.h:287).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 210.145 ; gain = 152.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] image_core.cpp:34: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 258.680 ; gain = 201.027
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:232) in function 'hls::ConvLayer<1, 6, 28, 28, 5>' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./my_function.h:121) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expdouble.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5>' (./cnn.h:109->./cnn.h:124->./cnn.h:238) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4>' (./cnn.h:109->./cnn.h:277) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28>' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10>' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:121:27) to (./cnn.h:121:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:277:3) to (./cnn.h:271:26) in function 'hls::CconLayer<12, 10, 4, 4>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:284:26) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 332.770 ; gain = 275.117
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (./cnn.h:58:15) in function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<6, 24, 24, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./my_function.h:88:13) in function 'hls::PoolLayer<12, 8, 8, 2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<6, 12, 12, 12, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (./my_function.h:88:13) in function 'hls::ConvLayer<1, 6, 28, 28, 5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./cnn.h:271:13) in function 'hls::CconLayer<12, 10, 4, 4>'.
WARNING: [XFORM 203-631] Renaming function 'hls::conv<8, 8, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<28, 28, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.1' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<24, 24, 2, 2, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.2' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::conv<12, 12, 5, 5, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'conv.3' (./cnn.h:54:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2>' to 'PoolLayer' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2>' to 'PoolLayer.1' (./my_function.h:67:7)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./my_function.h:122:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5>' to 'ConvLayer' (./cnn.h:14:22)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5>' to 'ConvLayer.1' (./my_function.h:14:7)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4>' to 'CconLayer' (./cnn.h:14:23)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:49 ; elapsed = 00:03:12 . Memory (MB): peak = 1361.547 ; gain = 1303.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.3' to 'conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 194.892 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 1.089 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 1.089 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 1.091 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 1.092 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.094 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 1.094 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.693 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 1.095 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 1.096 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1.098 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.063 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.149 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.235 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.051 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.139 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_kernel_val_V_1' to 'ConvLayer_1_p_kereOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_sitodp_64s_64_3_1' to 'CNN2_Core_sitodp_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dexp_64ns_64ns_64_11_full_dsp_1' to 'CNN2_Core_dexp_64kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 1.141 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_kernel_val_V17' to 'PoolLayer_p_kernelbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_output_val_V' to 'PoolLayer_p_outpuocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 1.143 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlaypcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_kernel_val_V_1' to 'ConvLayer_p_kernesc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 1.146 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 1.402 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_kernel_val_V' to 'PoolLayer_1_p_kervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_output_val_V' to 'PoolLayer_1_p_outyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 1.148 GB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayAem' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dexp_64kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_sitodp_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_IfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_IfE': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 7.011 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 14.571 seconds; current allocated memory: 1.192 GB.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlcud_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_kereOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temfYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outg8j_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_p_kernelbW' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_p_kernelbW_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_ncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_outpuocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaypcA_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayqcK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuudo_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'PoolLayer_1_p_kervdy' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_p_kervdy_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temxdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_outyd2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayAem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputBew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlDeQ_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollEe0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlFfa_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlHfu_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_empty_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vJfO_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrKfY_U(start_for_Mat2ArrKfY)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:05 ; elapsed = 00:04:38 . Memory (MB): peak = 1577.465 ; gain = 1519.813
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 279.468 seconds; peak allocated memory: 1.192 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.219 ; gain = 47.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.219 ; gain = 47.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:192).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<97, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:285).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:290).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:163).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:179).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:179).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:331).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:292).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:285).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:290).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:292).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:341).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 229.184 ; gain = 172.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:164->./cnn.h:179->./cnn.h:292) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:164->./cnn.h:179->./cnn.h:292) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:311) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:164->./cnn.h:331) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:163: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 283.250 ; gain = 226.301
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:286) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:286) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:304) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:304) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:281) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:304) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:281) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::e==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.348 ; gain = 46.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.348 ; gain = 46.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:192).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<97, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:317).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 229.578 ; gain = 171.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 282.641 ; gain = 224.707
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:307:3) to (./cnn.h:301:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:314:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 376.594 ; gain = 318.660
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./cnn.h:301:13) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./type.h:60:7)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./type.h:60:7)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:188:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:7)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:7)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.1' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.2' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.3' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:25)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:14 ; elapsed = 00:02:32 . Memory (MB): peak = 1416.047 ; gain = 1358.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.1' to 'Conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.2' to 'Conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.3' to 'Conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 155.118 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 1.135 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 1.135 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.089 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 1.141 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 1.142 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.287 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 1.143 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 1.144 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.203 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.071 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 1.149 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.042 seconds; current allocated memory: 1.150 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 1.151 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 1.151 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.767 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.702 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.542 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.197 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_1_V' to 'Conv_1_LineBufferbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_2_V' to 'Conv_1_LineBuffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_3_V' to 'Conv_1_LineBufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_4_V' to 'Conv_1_LineBuffereOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_1' is 6383 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inphbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'CNN2_Core_fadd_32kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fdiv_32ns_32ns_32_7_1' to 'CNN2_Core_fdiv_32lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.292 seconds; current allocated memory: 1.204 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_2_LineBuffer_val_1_V' to 'Conv_2_LineBufferpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_5ns_1s_6ns_11_1_1' to 'CNN2_Core_am_addmqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_dst_val_V_assign' to 'PoolLayer_dst_valtde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 1.206 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_1_V' to 'Conv_3_LineBufferudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_2_V' to 'Conv_3_LineBuffervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_3_V' to 'Conv_3_LineBufferwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_4_V' to 'Conv_3_LineBufferxdS' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_3' is 6369 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_3'.
INFO: [HLS 200-111]  Elapsed time: 1.195 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 2.369 seconds; current allocated memory: 1.213 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_LineBuffer_val_1_V' to 'Conv_LineBuffer_vDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 2.025 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_dst_val_V_assign' to 'PoolLayer_1_dst_vGfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 1.215 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_ro' to 'cnnclassify_convlMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_co' to 'cnnclassify_convlNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_ro' to 'cnnclassify_poollPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_co' to 'cnnclassify_poollQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_ro' to 'cnnclassify_convlShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_co' to 'cnnclassify_convlThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_ro' to 'cnnclassify_poollVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_co' to 'cnnclassify_poollWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 8.971 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 16.281 seconds; current allocated memory: 1.263 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBufferbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inphbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_2_LineBufferpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_sc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_dst_valtde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_3_LineBufferudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayzec_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuCeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_LineBuffer_vDeQ_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temFfa_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_dst_vGfk_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayIfE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlLf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlMgi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollOgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollPgM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlRg6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlShg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollVhK_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlXh4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_p_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vYie_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrZio_U(start_for_Mat2ArrZio)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:53 ; elapsed = 00:04:24 . Memory (MB): peak = 1679.184 ; gain = 1621.250
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 265.433 seconds; peak allocated memory: 1.263 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.992 ; gain = 46.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 103.992 ; gain = 46.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:206).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<97, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:317).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 240.941 ; gain = 182.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 308.648 ; gain = 250.676
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.6' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.7' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.8' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.9' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.10' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.11' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.12' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.13' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.14' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.15' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.16' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.17' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.18' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.19' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.20' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.21' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.22' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.23' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.24' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.25' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.26' automatically.
INFO: [XFORM 203-102] Partitioning array 'input.val.V.27' automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer.k.val.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer1.k.val.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'convlayer2.k.val.V.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:307:3) to (./cnn.h:301:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:314:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:25 ; elapsed = 00:02:44 . Memory (MB): peak = 394.375 ; gain = 336.402
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./cnn.h:301:13) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./type.h:64:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./type.h:64:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:202:21)
WARNING: [XFORM 203-631] Renaming function 'hls::InputLayer<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'InputLayer' (./type.h:64:22)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.1' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.2' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.3' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:25)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:40 ; elapsed = 00:04:00 . Memory (MB): peak = 1370.156 ; gain = 1312.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.1' to 'Conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.2' to 'Conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.3' to 'Conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 242.561 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 1.080 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 1.080 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InputLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.394 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.243 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.605 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.631 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 1.112 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.912 seconds; current allocated memory: 1.135 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.654 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.008 seconds; current allocated memory: 1.147 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.3 seconds; current allocated memory: 1.160 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.181 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.771 seconds; current allocated memory: 1.168 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.352 seconds; current allocated memory: 1.174 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.326 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.572 seconds; current allocated memory: 1.176 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.904 seconds; current allocated memory: 1.178 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.219 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.906 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.235 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.77 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.194 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 2.696 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 1.205 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InputLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'InputLayer_arr_val_V_assign' to 'InputLayer_arr_vabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'InputLayer'.
INFO: [HLS 200-111]  Elapsed time: 5.361 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_1_V' to 'Conv_1_LineBuffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_2_V' to 'Conv_1_LineBufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_3_V' to 'Conv_1_LineBuffereOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_4_V' to 'Conv_1_LineBufferfYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_1' is 6383 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1'.
INFO: [HLS 200-111]  Elapsed time: 5.937 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_0' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_0_1' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_0_2' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_0_3' to 'ConvLayer_1_convljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_0_4' to 'ConvLayer_1_convlkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_1' to 'ConvLayer_1_convllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_1_1' to 'ConvLayer_1_convlmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_1_2' to 'ConvLayer_1_convlncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_1_3' to 'ConvLayer_1_convlocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_1_4' to 'ConvLayer_1_convlpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_2' to 'ConvLayer_1_convlqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_2_1' to 'ConvLayer_1_convlrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_2_2' to 'ConvLayer_1_convlsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_2_3' to 'ConvLayer_1_convltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_2_4' to 'ConvLayer_1_convludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_3' to 'ConvLayer_1_convlvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_3_1' to 'ConvLayer_1_convlwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_3_2' to 'ConvLayer_1_convlxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_3_3' to 'ConvLayer_1_convlyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_3_4' to 'ConvLayer_1_convlzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_4' to 'ConvLayer_1_convlAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_4_1' to 'ConvLayer_1_convlBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_4_2' to 'ConvLayer_1_convlCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_4_3' to 'ConvLayer_1_convlDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V_4_4' to 'ConvLayer_1_convlEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_arr_val_V_assign_5' to 'ConvLayer_1_arr_vIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_arr_val_V_assign_6' to 'ConvLayer_1_arr_vJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_arr_val_V_assign' to 'ConvLayer_1_arr_vKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fadd_32ns_32ns_32_4_full_dsp_1' to 'CNN2_Core_fadd_32OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fdiv_32ns_32ns_32_7_1' to 'CNN2_Core_fdiv_32PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32Shg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 8.995 seconds; current allocated memory: 1.252 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_2_LineBuffer_val_1_V' to 'Conv_2_LineBufferThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_5ns_1s_6ns_11_1_1' to 'CNN2_Core_am_addmUhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmUhA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.
INFO: [HLS 200-111]  Elapsed time: 18.295 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_ro' to 'PoolLayer_poollayVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_co' to 'PoolLayer_poollayWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_arr_val_V_assign_1' to 'PoolLayer_arr_valXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_arr_val_V_assign' to 'PoolLayer_arr_valYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_output_val_V' to 'PoolLayer_p_outpu1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 4.625 seconds; current allocated memory: 1.275 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_1_V' to 'Conv_3_LineBuffer2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_2_V' to 'Conv_3_LineBuffer3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_3_V' to 'Conv_3_LineBuffer4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_4_V' to 'Conv_3_LineBuffer5jm' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_3' is 6369 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_3'.
INFO: [HLS 200-111]  Elapsed time: 14.122 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_0' to 'ConvLayer_convlay6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_0_1' to 'ConvLayer_convlay7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_0_2' to 'ConvLayer_convlay8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_0_3' to 'ConvLayer_convlay9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_0_4' to 'ConvLayer_convlaybak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_1' to 'ConvLayer_convlaybbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_1_1' to 'ConvLayer_convlaybck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_1_2' to 'ConvLayer_convlaybdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_1_3' to 'ConvLayer_convlaybek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_1_4' to 'ConvLayer_convlaybfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_2' to 'ConvLayer_convlaybgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_2_1' to 'ConvLayer_convlaybhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_2_2' to 'ConvLayer_convlaybil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_2_3' to 'ConvLayer_convlaybjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_2_4' to 'ConvLayer_convlaybkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_3' to 'ConvLayer_convlaybll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_3_1' to 'ConvLayer_convlaybml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_3_2' to 'ConvLayer_convlaybnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_3_3' to 'ConvLayer_convlaybom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_3_4' to 'ConvLayer_convlaybpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_4' to 'ConvLayer_convlaybqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_4_1' to 'ConvLayer_convlaybrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_4_2' to 'ConvLayer_convlaybsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_4_3' to 'ConvLayer_convlaybtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V_4_4' to 'ConvLayer_convlaybun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlaybvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlaybwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlaybxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_arr_val_V_assign_3' to 'ConvLayer_arr_valbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_arr_val_V_assign' to 'ConvLayer_arr_valbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_arr_val_V_assign_4' to 'ConvLayer_arr_valbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpubDo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 4.179 seconds; current allocated memory: 1.290 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_LineBuffer_val_1_V' to 'Conv_LineBuffer_vbEo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 6.382 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_ro' to 'PoolLayer_1_poollbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_co' to 'PoolLayer_1_poollbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_arr_val_V_assign_2' to 'PoolLayer_1_arr_vbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_arr_val_V_assign' to 'PoolLayer_1_arr_vbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_tembKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_output_val_V' to 'PoolLayer_1_p_outbLp' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 1.295 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 2.747 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlaybMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlaybNq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fadd_32OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fdiv_32PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.466 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlbTr' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'cnnclassify' is 37633 from HDL expression: (1'b1 == ap_CS_fsm_state393)
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_QgW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 7.359 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrbVr' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 10.974 seconds; current allocated memory: 1.320 GB.
INFO: [RTMG 210-278] Implementing memory 'InputLayer_arr_vabkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBuffercud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convljbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convllbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convltde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convludo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlGfk_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_arr_vIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_arr_vJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpLf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temMgi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outNgs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_2_LineBufferThq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_poollayVhK_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_arr_valXh4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_0iy_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_outpu1iI_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_3_LineBuffer2iS_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay6jw_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay7jG_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay8jQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlay9j0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybak_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybbk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybck_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybdk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybek_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybgk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybil_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybjl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybkl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybll_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybml_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybnm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybom_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybpm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybqm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybrm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybsm_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybtn_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybun_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybvn_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlaybwn_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_arr_valbyn_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_inputbBo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_bCo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpubDo_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_LineBuffer_vbEo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_poollbFp_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_arr_vbHp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_tembKp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_outbLp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlaybMq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlaybNq_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputbOq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlbPq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollbQq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlbRq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlbTr_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vbUr_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrbVr_U(start_for_Mat2ArrbVr)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:36 ; elapsed = 00:08:17 . Memory (MB): peak = 1872.535 ; gain = 1814.563
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 498.364 seconds; peak allocated memory: 1.320 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.102 ; gain = 46.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.102 ; gain = 46.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:225).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<97, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<49, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:317).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<48, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 228.906 ; gain = 171.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 280.539 ; gain = 222.945
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:307:3) to (./cnn.h:301:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:314:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 375.113 ; gain = 317.520
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./cnn.h:301:13) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:221:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.1' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.2' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.3' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<48, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:25)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:31 ; elapsed = 00:02:49 . Memory (MB): peak = 1418.645 ; gain = 1361.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.1' to 'Conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.2' to 'Conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.3' to 'Conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 172.213 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 1.133 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.569 seconds; current allocated memory: 1.133 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.172 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 1.138 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 1.140 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.353 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 1.141 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 1.142 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.632 seconds; current allocated memory: 1.147 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 1.148 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 1.149 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.150 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.645 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.473 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.377 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.476 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 1.194 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_1_V' to 'Conv_1_LineBufferbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_2_V' to 'Conv_1_LineBuffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_3_V' to 'Conv_1_LineBufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_4_V' to 'Conv_1_LineBuffereOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_1' is 6383 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fptrunc_64ns_32_1_1' to 'CNN2_Core_fptruncncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.403 seconds; current allocated memory: 1.201 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_2_LineBuffer_val_1_V' to 'Conv_2_LineBuffersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_5ns_1s_6ns_11_1_1' to 'CNN2_Core_am_addmtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.061 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_ro' to 'PoolLayer_poollayudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_co' to 'PoolLayer_poollayvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_dst_val_V_assign' to 'PoolLayer_dst_valyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 1.204 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_1_V' to 'Conv_3_LineBufferzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_2_V' to 'Conv_3_LineBufferAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_3_V' to 'Conv_3_LineBufferBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_4_V' to 'Conv_3_LineBufferCeG' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Conv_3' is 6369 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_3'.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlayFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 2.532 seconds; current allocated memory: 1.211 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_LineBuffer_val_1_V' to 'Conv_LineBuffer_vKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 2.102 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_ro' to 'PoolLayer_1_poollLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_co' to 'PoolLayer_1_poollMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_dst_val_V_assign' to 'PoolLayer_1_dst_vPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 1.213 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 1.052 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayRg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 9.499 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arr0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 17.191 seconds; current allocated memory: 1.260 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBufferbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_2_LineBuffersc4_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_poollayudo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_dst_valyd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_3_LineBufferzec_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayFfa_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_LineBuffer_vKfY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_poollLf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temOgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_dst_vPgM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayRg6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputShg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlUhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollVhK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlWhU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlYie_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_p_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vZio_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arr0iy_U(start_for_Mat2Arr0iy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:14 ; elapsed = 00:04:46 . Memory (MB): peak = 1680.477 ; gain = 1622.883
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 287.1 seconds; peak allocated memory: 1.260 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 104.145 ; gain = 46.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 104.145 ; gain = 46.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:225).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:317).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 229.996 ; gain = 172.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 316.984 ; gain = 259.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:307:3) to (./cnn.h:301:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:314:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 392.277 ; gain = 334.891
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./cnn.h:301:13) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:221:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.1' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.2' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.3' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:25)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:33 ; elapsed = 00:02:56 . Memory (MB): peak = 1420.074 ; gain = 1362.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.1' to 'Conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.2' to 'Conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.3' to 'Conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 179.603 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 1.136 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 1.136 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.095 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 1.142 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.084 seconds; current allocated memory: 1.143 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.288 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 1.145 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 1.145 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.501 seconds; current allocated memory: 1.150 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.067 seconds; current allocated memory: 1.151 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.255 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.153 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.153 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.26 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.403 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.815 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.659 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 1.198 GB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_1_V' to 'Conv_1_LineBufferbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_2_V' to 'Conv_1_LineBuffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_3_V' to 'Conv_1_LineBufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_4_V' to 'Conv_1_LineBuffereOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fptrunc_64ns_32_1_1' to 'CNN2_Core_fptruncncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 2.353 seconds; current allocated memory: 1.205 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_2_LineBuffer_val_1_V' to 'Conv_2_LineBuffersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_5ns_1s_6ns_11_1_1' to 'CNN2_Core_am_addmtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_ro' to 'PoolLayer_poollayudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_co' to 'PoolLayer_poollayvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_dst_val_V_assign' to 'PoolLayer_dst_valyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 1.207 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_1_V' to 'Conv_3_LineBufferzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_2_V' to 'Conv_3_LineBufferAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_3_V' to 'Conv_3_LineBufferBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_4_V' to 'Conv_3_LineBufferCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_3'.
INFO: [HLS 200-111]  Elapsed time: 1.256 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlayFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 2.296 seconds; current allocated memory: 1.214 GB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_LineBuffer_val_1_V' to 'Conv_LineBuffer_vKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 2.091 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_ro' to 'PoolLayer_1_poollLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_co' to 'PoolLayer_1_poollMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_dst_val_V_assign' to 'PoolLayer_1_dst_vPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 1.217 GB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayRg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_input_val_V_assign' to 'cnnclassify_inputShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 9.062 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2Arr0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 15.901 seconds; current allocated memory: 1.263 GB.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBufferbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_2_LineBuffersc4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_poollayudo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_dst_valyd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_3_LineBufferzec_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayFfa_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_LineBuffer_vKfY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_poollLf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temOgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_dst_vPgM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayRg6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputShg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlUhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollVhK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlWhU_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlYie_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_p_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vZio_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2Arr0iy_U(start_for_Mat2Arr0iy)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:09 ; elapsed = 00:04:48 . Memory (MB): peak = 1676.273 ; gain = 1618.887
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 288.673 seconds; peak allocated memory: 1.263 GB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.148 ; gain = 46.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.148 ; gain = 46.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:225).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:307).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:283).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:268).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:317).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 223.730 ; gain = 165.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 311.793 ; gain = 253.895
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:262) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:280) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:257) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:287) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:307:3) to (./cnn.h:301:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:314:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 381.621 ; gain = 323.723
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./cnn.h:301:13) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./type.h:100:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:221:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.1' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.2' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Conv.3' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:25)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 521.352 ; gain = 463.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.1' to 'Conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.2' to 'Conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'Conv.3' to 'Conv_3'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.1 seconds; current allocated memory: 455.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 455.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 456.230 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 456.593 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 456.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 456.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 458.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 460.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.6.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 462.064 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 463.568 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 464.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 464.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 465.095 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 465.509 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 467.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 468.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 470.487 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 471.860 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 472.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 472.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 473.252 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 473.644 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 473.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 473.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 35.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 474.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 475.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 475.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 477.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 478.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 479.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 480.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 481.070 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 481.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_1_V' to 'Conv_1_LineBufferbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_2_V' to 'Conv_1_LineBuffercud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_3_V' to 'Conv_1_LineBufferdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_LineBuffer_val_4_V' to 'Conv_1_LineBuffereOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 484.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_input_val_V' to 'ConvLayer_1_p_inpjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fptrunc_64ns_32_1_1' to 'CNN2_Core_fptruncncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64rcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.691 seconds; current allocated memory: 488.372 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_2_LineBuffer_val_1_V' to 'Conv_2_LineBuffersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_5ns_1s_6ns_11_1_1' to 'CNN2_Core_am_addmtde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmtde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_2'.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 489.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_ro' to 'PoolLayer_poollayudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_poollayer1_output_co' to 'PoolLayer_poollayvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_input_val_V' to 'PoolLayer_p_inputwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_dst_val_V_assign' to 'PoolLayer_dst_valyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 491.014 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_1_V' to 'Conv_3_LineBufferzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_2_V' to 'Conv_3_LineBufferAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_3_V' to 'Conv_3_LineBufferBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_3_LineBuffer_val_4_V' to 'Conv_3_LineBufferCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_3'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 494.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlayFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_input_val_V' to 'ConvLayer_p_inputHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuJfO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 498.073 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv_LineBuffer_val_1_V' to 'Conv_LineBuffer_vKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 499.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_ro' to 'PoolLayer_1_poollLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_poollayer2_output_co' to 'PoolLayer_1_poollMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_input_val_V' to 'PoolLayer_1_p_inpNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_dst_val_V_assign' to 'PoolLayer_1_dst_vPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 500.557 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 501.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayRg6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 502.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 504.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 505.655 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBufferbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_LineBuffereOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_inpjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_2_LineBuffersc4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_poollayudo_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_xdS_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_dst_valyd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_3_LineBufferzec_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayDeQ_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayFfa_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_IfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv_LineBuffer_vKfY_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'PoolLayer_1_poollLf8_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temOgC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_dst_vPgM_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayRg6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlThq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollUhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlVhK_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlXh4_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vYie_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrZio_U(start_for_Mat2ArrZio)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 621.395 ; gain = 563.496
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 78.705 seconds; peak allocated memory: 505.655 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.234 ; gain = 46.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 104.234 ; gain = 46.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:225).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:302).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:312).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 223.785 ; gain = 166.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >159' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >162' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 311.918 ; gain = 254.168
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN2_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:302:3) to (./cnn.h:295:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:309:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 380.617 ; gain = 322.867
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:221:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >11' to 'Conv11' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >8' to 'Conv8' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >9' to 'Conv9' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >10' to 'Conv10' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:37)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[0].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 518.480 ; gain = 460.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN2_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN2_Core/label' to 'CNN2_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.941 seconds; current allocated memory: 453.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 453.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 454.183 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 454.546 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 454.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 454.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 456.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 457.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 459.928 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 461.360 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 462.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 462.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 462.633 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 462.867 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 464.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 465.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 467.737 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 469.015 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 469.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 469.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 470.162 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 470.372 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 470.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 470.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 471.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 471.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 472.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.359 seconds; current allocated memory: 474.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 474.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 475.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 476.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 477.373 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 477.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_1_V' to 'Conv8_LineBuffer_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_2_V' to 'Conv8_LineBuffer_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_3_V' to 'Conv8_LineBuffer_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_4_V' to 'Conv8_LineBuffer_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv8'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 481.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_uitofp_32ns_32_2_1' to 'CNN2_Core_uitofp_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fptrunc_64ns_32_1_1' to 'CNN2_Core_fptruncmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fpext_32ns_64_1_1' to 'CNN2_Core_fpext_3ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN2_Core_fexp_32ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN2_Core_dadd_64pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_ddiv_64ns_64ns_64_15_1' to 'CNN2_Core_ddiv_64qcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.621 seconds; current allocated memory: 484.479 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv9_LineBuffer_val_1_V' to 'Conv9_LineBuffer_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_am_addmul_1s_5ns_11s_11_1_1' to 'CNN2_Core_am_addmsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_am_addmsc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv9'.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 485.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 486.570 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_1_V' to 'Conv10_LineBufferudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_2_V' to 'Conv10_LineBuffervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_3_V' to 'Conv10_LineBufferwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_4_V' to 'Conv10_LineBufferxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv10'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 490.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlayAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlayBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.695 seconds; current allocated memory: 493.430 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv11_LineBuffer_val_1_V' to 'Conv11_LineBufferEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv11'.
INFO: [HLS 200-111]  Elapsed time: 1.314 seconds; current allocated memory: 494.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 495.430 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 495.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_dadd_64pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_ddiv_64qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fexp_32ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fpext_3ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_fptruncmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.639 seconds; current allocated memory: 497.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN2_Core_uitofp_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 498.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN2_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN2_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN2_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN2_Core_input_val_V' to 'CNN2_Core_input_vOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN2_Core'.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 500.136 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv9_LineBuffer_rcU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv10_LineBufferudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayAem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_CeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuDeQ_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv11_LineBufferEe0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temFfa_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayHfu_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlLf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlNgs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN2_Core_input_vOgC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrPgM_U(start_for_Mat2ArrPgM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:14 . Memory (MB): peak = 611.891 ; gain = 554.141
INFO: [SYSC 207-301] Generating SystemC RTL for CNN2_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN2_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN2_Core.
INFO: [HLS 200-112] Total elapsed time: 74.48 seconds; peak allocated memory: 500.136 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 104.230 ; gain = 46.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 104.230 ; gain = 46.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 28, 28, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./type.h:225).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base.1' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::ap_fixed_base<65, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>.1' ().
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:302).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:312).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)1, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 223.551 ; gain = 166.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >159' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >162' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 311.105 ; gain = 253.621
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_Core', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'hls::AXIvideo2Mat<8, 28, 28, 0>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:302:3) to (./cnn.h:295:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:309:31) to (image_core.cpp:35:1) in function 'cnnclassify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 380.555 ; gain = 323.070
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:221:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >11' to 'Conv11' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >8' to 'Conv8' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >9' to 'Conv9' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >10' to 'Conv10' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)1, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:37)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 28, 28, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[0].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:59 . Memory (MB): peak = 519.117 ; gain = 461.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN_Core/label' to 'CNN_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.85 seconds; current allocated memory: 453.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 453.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 454.182 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 454.545 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 454.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 454.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 456.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 457.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 459.940 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 461.372 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 462.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 462.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 462.645 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 462.880 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 464.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 465.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 467.750 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 469.027 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 469.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 469.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 470.190 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 470.400 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 470.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 470.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 471.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 471.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 472.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.363 seconds; current allocated memory: 474.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 474.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 475.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 476.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 477.385 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 477.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_1_V' to 'Conv8_LineBuffer_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_2_V' to 'Conv8_LineBuffer_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_3_V' to 'Conv8_LineBuffer_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_4_V' to 'Conv8_LineBuffer_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv8'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 481.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_ro' to 'ConvLayer_1_convlhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_output_co' to 'ConvLayer_1_convlibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_uitofp_32ns_32_2_1' to 'CNN_Core_uitofp_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fptrunc_64ns_32_1_1' to 'CNN_Core_fptrunc_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fpext_32ns_64_1_1' to 'CNN_Core_fpext_32ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN_Core_fexp_32nocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN_Core_dadd_64npcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_ddiv_64ns_64ns_64_15_1' to 'CNN_Core_ddiv_64nqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.699 seconds; current allocated memory: 484.494 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv9_LineBuffer_val_1_V' to 'Conv9_LineBuffer_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_am_addmul_1s_5ns_11s_11_1_1' to 'CNN_Core_am_addmusc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_am_addmusc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv9'.
INFO: [HLS 200-111]  Elapsed time: 1.492 seconds; current allocated memory: 485.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_tde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 486.586 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_1_V' to 'Conv10_LineBufferudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_2_V' to 'Conv10_LineBuffervdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_3_V' to 'Conv10_LineBufferwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_4_V' to 'Conv10_LineBufferxdS' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv10'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 490.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_ro' to 'ConvLayer_convlayAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_output_co' to 'ConvLayer_convlayBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 493.430 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv11_LineBuffer_val_1_V' to 'Conv11_LineBufferEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv11'.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 494.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 495.430 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 495.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64npcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32nocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 497.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlNgs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 498.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN_Core_input_val_V' to 'CNN_Core_input_vaOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrPgM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Core'.
INFO: [HLS 200-111]  Elapsed time: 1.221 seconds; current allocated memory: 500.120 MB.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_bkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlhbi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv9_LineBuffer_rcU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_tde_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv10_LineBufferudo_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayyd2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayAem_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_CeG_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuDeQ_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv11_LineBufferEe0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temFfa_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayGfk_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayHfu_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlJfO_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlLf8_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlNgs_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_Core_input_vaOgC_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c4_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c5_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrPgM_U(start_for_Mat2ArrPgM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:31 . Memory (MB): peak = 612.047 ; gain = 554.563
INFO: [SYSC 207-301] Generating SystemC RTL for CNN_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_Core.
INFO: [HLS 200-112] Total elapsed time: 91.623 seconds; peak allocated memory: 500.120 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [HLS 200-10] Analyzing design file 'image_core.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'parameter.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 104.719 ; gain = 47.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 104.719 ; gain = 47.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<28, 28, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<28, 28, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:622) in function 'hls::Mat<100, 100, 0>::read()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 4, hls::Scalar<1, unsigned char> >::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:646) in function 'hls::Mat<100, 100, 0>::write(hls::Scalar<1, unsigned char>)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::init' into 'hls::Mat<100, 100, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::init' into 'hls::Mat<28, 28, 0>::Mat.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:587).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>.1' into 'hls::AXIGetBitFields<8, unsigned char>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, unsigned char>' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::write' into 'hls::Mat<100, 100, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator<<' into 'hls::AXIvideo2Mat<8, 100, 100, 0>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<4, 2, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::quantization_adjust' into 'ap_fixed_base<20, 10, true, (ap_q_mode)0, (ap_o_mode)3, 0>::ap_fixed_base<34, 18, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::read' into 'hls::Mat<100, 100, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<100, 100, 0>::operator>>' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2385).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 8, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<26, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::write' into 'hls::Mat<28, 28, 0>::operator<<' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:662).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator<<' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2419).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::read' into 'hls::Mat<28, 28, 0>::operator>>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:656).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<28, 28, 0>::operator>>' into 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./type.h:297).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<33, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:139).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:155).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:302).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:279).
INFO: [XFORM 203-603] Inlining function 'hls::Array2D<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::SetValue' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:260).
INFO: [XFORM 203-603] Inlining function 'hls::add<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:264).
INFO: [XFORM 203-603] Inlining function 'hls::sigm<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:266).
INFO: [XFORM 203-603] Inlining function 'hls::max<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:312).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'cnnclassify' (image_core.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 249.156 ; gain = 192.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >173' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >176' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [SYNCHK 200-23] ./cnn.h:139: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 336.543 ; gain = 279.602
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (image_core.cpp:55).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (image_core.cpp:54).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2294) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (./cnn.h:60) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.1' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2374) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.2' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2398) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1.3' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2408) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (./cnn.h:13) in function 'cnnclassify' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (./cnn.h:261) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (./cnn.h:66) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (./cnn.h:72) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (./cnn.h:76) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3.1' (./cnn.h:77) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (./cnn.h:82) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (./cnn.h:89) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (./cnn.h:90) in function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.rows' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.cols' (image_core.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (image_core.cpp:54) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (image_core.cpp:55) .
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value.val' (./type.h:292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:615) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LineBuffer.val.V' (./cnn.h:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ColBuffer.val.V' (./cnn.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (image_core.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (image_core.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2265) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:277) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array '_kernel.val.V' (./cnn.h:256) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'BlockBuffer.val.V' (./cnn.h:53) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.val' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2266) in dimension 3 completely.
INFO: [XFORM 203-102] Partitioning array 'inputlayer.output.val.V' (image_core.cpp:11) in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<26, 12, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<26, 12, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2417) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::exp' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:155->./cnn.h:266) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::Pooling<2, 8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::exp' into 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' (./cnn.h:140->./cnn.h:302) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::InputLayer<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:25) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::OutputLayer<10, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'cnnclassify' (image_core.cpp:31) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0-0' in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0' in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1-0' in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'Loop-0-1' in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'.
WARNING: [XFORM 203-713] All the elements of global array 'input.val.V' should be updated in process function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_Core', detected/extracted 5 process function(s): 
	 'Block_Mat.exit8_proc'
	 'hls::AXIvideo2Mat<8, 100, 100, 0>'
	 'hls::Resize<0, 100, 100, 28, 28>'
	 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'
	 'cnnclassify'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2303:45) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2372:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2413:23) to (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2420:13) in function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:152:27) to (./cnn.h:152:22) in function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:302:3) to (./cnn.h:295:26) in function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./cnn.h:309:31) in function 'cnnclassify'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 416.000 ; gain = 359.059
WARNING: [XFORM 203-631] Renaming function 'hls::Resize_opr_linear<0, 100, 100, 28, 28>' to 'Resize_opr_linear' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:409:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Resize<0, 100, 100, 28, 28>' to 'Resize' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:2451:9)
WARNING: [XFORM 203-631] Renaming function 'hls::Reshape<12, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Reshape' (./cnn.h:167:23)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<6, 24, 24, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'PoolLayer' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::PoolLayer<12, 8, 8, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'PoolLayer.1' (./cnn.h:107:21)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2Array2D<28, 28, 0, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'Mat2Array2D' (./type.h:290:21)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<6, 12, 12, 12, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'ConvLayer' (./type.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'hls::ConvLayer<1, 6, 28, 28, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'ConvLayer.1' (./type.h:15:23)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<8, 8, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >11' to 'Conv11' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<28, 28, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >8' to 'Conv8' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<24, 24, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 2, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >9' to 'Conv9' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::Conv<12, 12, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 5, 5, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >10' to 'Conv10' (./cnn.h:51:22)
WARNING: [XFORM 203-631] Renaming function 'hls::CconLayer<12, 10, 4, 4, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'CconLayer' (./cnn.h:15:37)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<8, 100, 100, 0>' to 'AXIvideo2Mat' (E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_io.h:63:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.0.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val.val.1.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dst.val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'src[0].val.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[1].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[2].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[3].V' (./cnn.h:51).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuffer.val[4].V' (./cnn.h:51).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:51 . Memory (MB): peak = 576.883 ; gain = 519.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CNN_Core' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_Mat.exit8_proc' to 'Block_Mat_exit8_proc'.
WARNING: [SYN 201-103] Legalizing function name 'ConvLayer.1' to 'ConvLayer_1'.
WARNING: [SYN 201-103] Legalizing function name 'PoolLayer.1' to 'PoolLayer_1'.
WARNING: [SYN 201-107] Renaming port name 'CNN_Core/label' to 'CNN_Core/label_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.848 seconds; current allocated memory: 506.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 506.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 506.932 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 507.292 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 508.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 510.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.875 seconds; current allocated memory: 510.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 510.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 511.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 511.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 511.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 512.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.5.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 514.556 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 515.942 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 516.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 516.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 516.869 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 517.067 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 517.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 518.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.4.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 520.307 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 521.521 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 521.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 522.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 522.408 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 522.582 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 522.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 522.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 523.464 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 523.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 524.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.448 seconds; current allocated memory: 525.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 526.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 527.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_Mat_exit8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_Mat_exit8_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 527.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 528.849 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize_opr_linear' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_0_0' to 'Resize_opr_linearbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Resize_opr_linear_k_buf_val_val_1_0' to 'Resize_opr_linearcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_sdiv_48ns_22s_48_52_seq_1' to 'CNN_Core_sdiv_48ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_udiv_31ns_32s_16_35_1' to 'CNN_Core_udiv_31neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_mul_mul_20s_8ns_28_1_1' to 'CNN_Core_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_mul_mul_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_sdiv_48ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_udiv_31neOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize_opr_linear'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 532.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resize'.
INFO: [HLS 200-111]  Elapsed time: 1.533 seconds; current allocated memory: 533.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Array2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Array2D'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 533.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_1_V' to 'Conv8_LineBuffer_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_2_V' to 'Conv8_LineBuffer_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_3_V' to 'Conv8_LineBuffer_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv8_LineBuffer_val_4_V' to 'Conv8_LineBuffer_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv8'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 535.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_val_V' to 'ConvLayer_1_convlkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_rows' to 'ConvLayer_1_convllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_k_cols' to 'ConvLayer_1_convlmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_convlayer1_b_V' to 'ConvLayer_1_convlncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_temp_val_V' to 'ConvLayer_1_p_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_1_p_output_val_V' to 'ConvLayer_1_p_outpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_uitofp_32ns_32_2_1' to 'CNN_Core_uitofp_3qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fptrunc_64ns_32_1_1' to 'CNN_Core_fptrunc_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fpext_32ns_64_1_1' to 'CNN_Core_fpext_32sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_fexp_32ns_32ns_32_5_full_dsp_1' to 'CNN_Core_fexp_32ntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_dadd_64ns_64ns_64_4_full_dsp_1' to 'CNN_Core_dadd_64nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_ddiv_64ns_64ns_64_15_1' to 'CNN_Core_ddiv_64nvdy' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 538.060 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv9_LineBuffer_val_1_V' to 'Conv9_LineBuffer_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CNN_Core_am_addmul_1s_5ns_11s_11_1_1' to 'CNN_Core_am_addmuxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_am_addmuxdS': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv9'.
INFO: [HLS 200-111]  Elapsed time: 1.685 seconds; current allocated memory: 539.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_p_temp_val_V' to 'PoolLayer_p_temp_yd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 539.800 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_1_V' to 'Conv10_LineBufferzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_2_V' to 'Conv10_LineBufferAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_3_V' to 'Conv10_LineBufferBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv10_LineBuffer_val_4_V' to 'Conv10_LineBufferCeG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv10'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 541.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_rows' to 'ConvLayer_convlayDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_cols' to 'ConvLayer_convlayEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_k_val_V' to 'ConvLayer_convlayFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_convlayer2_b_V' to 'ConvLayer_convlayGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_temp_val_V' to 'ConvLayer_p_temp_Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ConvLayer_p_output_val_V' to 'ConvLayer_p_outpuIfE' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvLayer'.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 544.422 MB.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop   ++ Loop 1.1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Conv11_LineBuffer_val_1_V' to 'Conv11_LineBufferJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv11'.
INFO: [HLS 200-111]  Elapsed time: 1.888 seconds; current allocated memory: 545.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PoolLayer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'PoolLayer_1_p_temp_val_V' to 'PoolLayer_1_p_temKfY' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'PoolLayer_1'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 546.065 MB.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + Loop 1.1 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Reshape' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Reshape'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 546.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CconLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_k_V' to 'CconLayer_cconlayLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'CconLayer_cconlayer_b_V' to 'CconLayer_cconlayMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_dadd_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_ddiv_64nvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fexp_32ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fpext_32sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_fptrunc_rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CconLayer'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 547.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnnclassify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_ro' to 'cnnclassify_convlNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_co' to 'cnnclassify_convlOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_ro' to 'cnnclassify_convlPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_co' to 'cnnclassify_convlQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_inputlayer_output_0' to 'cnnclassify_inputRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer1_output_va' to 'cnnclassify_convlShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer1_output_va' to 'cnnclassify_poollThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_convlayer2_output_va' to 'cnnclassify_convlUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_poollayer2_output_va' to 'cnnclassify_poollVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnnclassify_cconlayer_output_V' to 'cnnclassify_cconlWhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'CNN_Core_uitofp_3qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnnclassify'.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 549.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_Core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/src_axis_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/label_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_Core/score' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_Core' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'rows', 'cols', 'label_r' and 'score' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'CNN_Core_input_val_V' to 'CNN_Core_input_vaXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2Array2D_U0' to 'start_for_Mat2ArrYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_Core'.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 551.014 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_Core_sdiv_48ndEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'CNN_Core_udiv_31neOg_div'
INFO: [RTMG 210-278] Implementing memory 'Resize_opr_linearbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv8_LineBuffer_jbC_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convllbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_1_convlncg_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_temocq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_1_p_outpcA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv9_LineBuffer_wdI_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_p_temp_yd2_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv10_LineBufferzec_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayFfa_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'ConvLayer_convlayGfk_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_temp_Hfu_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'ConvLayer_p_outpuIfE_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Conv11_LineBufferJfO_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'PoolLayer_1_p_temKfY_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'CconLayer_cconlayMgi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'CconLayer_p_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlNgs_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlPgM_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_inputRg6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlShg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_poollThq_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_convlUhA_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnnclassify_cconlWhU_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'CNN_Core_input_vaXh4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c_U(fifo_w6_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_rows_V_c18_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_cols_V_c19_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_rows_V_c20_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_cols_V_c21_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_rows_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_cols_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resize_U0_U(start_for_Resize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2ArrYie_U(start_for_Mat2ArrYie)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:35 . Memory (MB): peak = 661.961 ; gain = 605.020
INFO: [SYSC 207-301] Generating SystemC RTL for CNN_Core.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_Core.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_Core.
INFO: [HLS 200-112] Total elapsed time: 95.06 seconds; peak allocated memory: 551.014 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-3'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
