10:14:34 **** Build of configuration Hardware for project threshold_system_hw_link ****
make all 
/opt/Xilinx/Vitis/2021.1/bin/v++ --target hw --link --config krnl_threshold-link.cfg -o"krnl_threshold.xclbin" ../../threshold_kernels/Hardware/build/threshold_accel.xo
Option Map File Used: '/opt/Xilinx/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-897] Reading --xp value from platform: param:compiler.lockFlowCritSlackThreshold=0
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.routingContainmentAreaExpansion=true
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:hd.supportClockNetCrossDiffReconfigurablePartitions=1
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:bitstream.enablePR=4123
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:physynth.ultraRAMOptOutput=false
INFO: [v++ 60-897] Reading --xp value from platform: vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MAX_URAM_CASCADE_HEIGHT}={1}
INFO: [v++ 60-897] Reading --xp value from platform: vivado_param:synth.elaboration.rodinMoreOptions={rt::set_parameter disableOregPackingUram true}
WARNING: [v++ 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/reports/link
	Log files: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/logs/link
Running Dispatch Server on port: 34998
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin.link_summary, at Wed Jan 26 10:14:50 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Jan 26 10:14:50 2022
INFO: [v++ 60-895]   Target platform: /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.1
INFO: [v++ 60-1302] Platform 'xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:14:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/centos/workspace/threshold_kernels/Hardware/build/threshold_accel.xo -keep --config /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/syslinkConfig.ini --xpfm /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --target hw --output_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int --temp_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Jan 26 10:14:58 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/centos/workspace/threshold_kernels/Hardware/build/threshold_accel.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:14:58] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.hpfm -clkid 0 -ip /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/iprepo/xilinx_com_hls_threshold_accel_1_0,threshold_accel -o /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:15:06] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 116168 ; free virtual = 129025
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:15:06] cfgen started: /opt/Xilinx/Vitis/2021.1/bin/cfgen  -nk threshold_accel:1:threshold_accel_1 -dmclkid 0 -r /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: threshold_accel, num: 1  {threshold_accel_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument threshold_accel_1.img_inp to DDR[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument threshold_accel_1.img_out to DDR[0]
INFO: [SYSTEM_LINK 82-37] [10:15:10] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 116172 ; free virtual = 129030
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:15:10] cf2bd started: /opt/Xilinx/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.xsd --temp_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link --output_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int --target_bd cl.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd cl.bd -dn dr -dp /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:15:13] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1986.766 ; gain = 0.000 ; free physical = 116164 ; free virtual = 129027
INFO: [v++ 60-1441] [10:15:13] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 116213 ; free virtual = 129076
INFO: [v++ 60-1443] [10:15:13] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/sdsl.dat -rtd /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/cf2sw.rtd -nofilter /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/cf2sw_full.rtd -xclbin /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/xclbin_orig.xml -o /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
INFO: [v++ 60-1441] [10:15:16] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 116212 ; free virtual = 129077
INFO: [v++ 60-1443] [10:15:16] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
INFO: [v++ 60-1441] [10:15:16] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 116204 ; free virtual = 129069
INFO: [v++ 60-1443] [10:15:16] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /home/centos/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --remote_ip_cache /home/centos/workspace/threshold_system_hw_link/Hardware/.ipcache -s --output_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int --log_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/logs/link --report_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/reports/link --config /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/vplConfig.ini -k /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link --no-info --iprepo /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/xo/ip_repo/xilinx_com_hls_threshold_accel_1_0 --messageDb /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link/vpl.pb /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link

****** vpl v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/kernel_info.dat'.
WARNING: [VPL 60-642] Invalid or deprecated parameter name: compiler.lockFlowCritSlackThreshold
INFO: [VPL 74-78] Compiler Version string: 2021.1
INFO: [VPL 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [VPL 60-1032] Extracting hardware platform to /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/vivado/vpl/.local/hw_platform
[10:15:43] Run vpl: Step create_project: Started
Creating Vivado project.
[10:15:45] Run vpl: Step create_project: Completed
[10:15:45] Run vpl: Step create_bd: Started
[10:16:32] Run vpl: Step create_bd: Completed
[10:16:32] Run vpl: Step update_bd: Started
[10:16:32] Run vpl: Step update_bd: Completed
[10:16:32] Run vpl: Step generate_target: Started
[10:17:48] Run vpl: Step generate_target: RUNNING...
[10:18:31] Run vpl: Step generate_target: Completed
[10:18:31] Run vpl: Step config_hw_runs: Started
[10:18:37] Run vpl: Step config_hw_runs: Completed
[10:18:37] Run vpl: Step synth: Started
[10:19:08] Block-level synthesis in progress, 0 of 41 jobs complete, 4 jobs running.
[10:19:38] Block-level synthesis in progress, 0 of 41 jobs complete, 4 jobs running.
[10:20:08] Block-level synthesis in progress, 0 of 41 jobs complete, 4 jobs running.
[10:20:39] Block-level synthesis in progress, 3 of 41 jobs complete, 4 jobs running.
[10:21:09] Block-level synthesis in progress, 4 of 41 jobs complete, 4 jobs running.
[10:21:39] Block-level synthesis in progress, 4 of 41 jobs complete, 4 jobs running.
[10:22:09] Block-level synthesis in progress, 5 of 41 jobs complete, 3 jobs running.
[10:22:39] Block-level synthesis in progress, 8 of 41 jobs complete, 1 job running.
[10:23:09] Block-level synthesis in progress, 8 of 41 jobs complete, 4 jobs running.
[10:23:39] Block-level synthesis in progress, 9 of 41 jobs complete, 4 jobs running.
[10:24:10] Block-level synthesis in progress, 12 of 41 jobs complete, 1 job running.
[10:24:40] Block-level synthesis in progress, 12 of 41 jobs complete, 4 jobs running.
[10:25:10] Block-level synthesis in progress, 13 of 41 jobs complete, 3 jobs running.
[10:25:40] Block-level synthesis in progress, 15 of 41 jobs complete, 2 jobs running.
[10:26:10] Block-level synthesis in progress, 16 of 41 jobs complete, 3 jobs running.
[10:26:41] Block-level synthesis in progress, 17 of 41 jobs complete, 4 jobs running.
[10:27:11] Block-level synthesis in progress, 20 of 41 jobs complete, 2 jobs running.
[10:27:41] Block-level synthesis in progress, 21 of 41 jobs complete, 3 jobs running.
[10:28:11] Block-level synthesis in progress, 22 of 41 jobs complete, 4 jobs running.
[10:28:41] Block-level synthesis in progress, 23 of 41 jobs complete, 3 jobs running.
[10:29:12] Block-level synthesis in progress, 25 of 41 jobs complete, 3 jobs running.
[10:29:42] Block-level synthesis in progress, 27 of 41 jobs complete, 3 jobs running.
[10:30:12] Block-level synthesis in progress, 27 of 41 jobs complete, 4 jobs running.
[10:30:42] Block-level synthesis in progress, 29 of 41 jobs complete, 4 jobs running.
[10:31:13] Block-level synthesis in progress, 30 of 41 jobs complete, 4 jobs running.
[10:31:43] Block-level synthesis in progress, 30 of 41 jobs complete, 4 jobs running.
[10:32:13] Block-level synthesis in progress, 31 of 41 jobs complete, 4 jobs running.
[10:32:43] Block-level synthesis in progress, 32 of 41 jobs complete, 3 jobs running.
[10:33:13] Block-level synthesis in progress, 32 of 41 jobs complete, 4 jobs running.
[10:33:44] Block-level synthesis in progress, 33 of 41 jobs complete, 3 jobs running.
[10:34:14] Block-level synthesis in progress, 35 of 41 jobs complete, 2 jobs running.
[10:34:44] Block-level synthesis in progress, 35 of 41 jobs complete, 4 jobs running.
[10:35:14] Block-level synthesis in progress, 37 of 41 jobs complete, 2 jobs running.
[10:35:45] Block-level synthesis in progress, 38 of 41 jobs complete, 3 jobs running.
[10:36:15] Block-level synthesis in progress, 38 of 41 jobs complete, 3 jobs running.
[10:36:45] Block-level synthesis in progress, 41 of 41 jobs complete, 0 jobs running.
[10:37:15] Top-level synthesis in progress.
[10:37:45] Top-level synthesis in progress.
[10:38:14] Run vpl: Step synth: Completed
[10:38:14] Run vpl: Step impl: Started
[10:46:49] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 31m 30s 

[10:46:49] Starting logic optimization..
[10:48:50] Phase 1 Retarget
[10:48:50] Phase 2 Constant propagation
[10:49:20] Phase 3 Sweep
[10:49:50] Phase 4 BUFG optimization
[10:50:21] Phase 5 Shift Register Optimization
[10:50:21] Phase 6 Post Processing Netlist
[10:53:53] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 07m 03s 

[10:53:53] Starting logic placement..
[10:54:53] Phase 1 Placer Initialization
[10:54:53] Phase 1.1 Placer Initialization Netlist Sorting
[10:56:54] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[10:57:55] Phase 1.3 Build Placer Netlist Model
[11:00:26] Phase 1.4 Constrain Clocks/Macros
[11:00:57] Phase 2 Global Placement
[11:00:57] Phase 2.1 Floorplanning
[11:01:57] Phase 2.1.1 Partition Driven Placement
[11:01:57] Phase 2.1.1.1 PBP: Partition Driven Placement
[11:01:57] Phase 2.1.1.2 PBP: Clock Region Placement
[11:03:59] Phase 2.1.1.3 PBP: Compute Congestion
[11:03:59] Phase 2.1.1.4 PBP: UpdateTiming
[11:04:59] Phase 2.1.1.5 PBP: Add part constraints
[11:04:59] Phase 2.2 Physical Synthesis After Floorplan
[11:06:00] Phase 2.3 Update Timing before SLR Path Opt
[11:06:00] Phase 2.4 Post-Processing in Floorplanning
[11:06:00] Phase 2.5 Global Placement Core
[11:15:06] Phase 2.5.1 Physical Synthesis In Placer
[11:17:08] Phase 3 Detail Placement
[11:17:08] Phase 3.1 Commit Multi Column Macros
[11:17:08] Phase 3.2 Commit Most Macros & LUTRAMs
[11:18:09] Phase 3.3 Small Shape DP
[11:18:09] Phase 3.3.1 Small Shape Clustering
[11:18:39] Phase 3.3.2 Flow Legalize Slice Clusters
[11:18:39] Phase 3.3.3 Slice Area Swap
[11:19:39] Phase 3.4 Place Remaining
[11:19:39] Phase 3.5 Re-assign LUT pins
[11:20:10] Phase 3.6 Pipeline Register Optimization
[11:20:10] Phase 3.7 Fast Optimization
[11:21:10] Phase 4 Post Placement Optimization and Clean-Up
[11:21:10] Phase 4.1 Post Commit Optimization
[11:23:12] Phase 4.1.1 Post Placement Optimization
[11:23:12] Phase 4.1.1.1 BUFG Insertion
[11:23:12] Phase 1 Physical Synthesis Initialization
[11:23:42] Phase 4.1.1.2 BUFG Replication
[11:23:42] Phase 4.1.1.3 Post Placement Timing Optimization
[11:24:13] Phase 4.1.1.4 Replication
[11:25:43] Phase 4.2 Post Placement Cleanup
[11:25:43] Phase 4.3 Placer Reporting
[11:25:43] Phase 4.3.1 Print Estimated Congestion
[11:26:14] Phase 4.4 Final Placement Cleanup
[11:29:46] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 35m 52s 

[11:29:46] Starting logic routing..
[11:31:17] Phase 1 Build RT Design
[11:33:49] Phase 2 Router Initialization
[11:33:49] Phase 2.1 Fix Topology Constraints
[11:33:49] Phase 2.2 Pre Route Cleanup
[11:33:49] Phase 2.3 Global Clock Net Routing
[11:34:19] Phase 2.4 Update Timing
[11:36:51] Phase 2.5 Update Timing for Bus Skew
[11:36:51] Phase 2.5.1 Update Timing
[11:37:52] Phase 3 Initial Routing
[11:37:52] Phase 3.1 Global Routing
[11:38:52] Phase 4 Rip-up And Reroute
[11:38:52] Phase 4.1 Global Iteration 0
[11:42:55] Phase 4.2 Global Iteration 1
[11:44:56] Phase 5 Delay and Skew Optimization
[11:44:56] Phase 5.1 Delay CleanUp
[11:44:56] Phase 5.1.1 Update Timing
[11:46:27] Phase 5.2 Clock Skew Optimization
[11:46:27] Phase 6 Post Hold Fix
[11:46:27] Phase 6.1 Hold Fix Iter
[11:46:27] Phase 6.1.1 Update Timing
[11:47:58] Phase 7 Leaf Clock Prog Delay Opt
[11:48:59] Phase 8 Route finalize
[11:48:59] Phase 9 Verifying routed nets
[11:49:29] Phase 10 Depositing Routes
[11:50:00] Phase 11 Post Router Timing
[11:50:00] Phase 11.1 Update Timing
[11:52:01] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 22m 15s 

[11:52:01] Starting bitstream generation..
[12:00:11] Run vpl: Step impl: Completed
[12:00:11] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [12:00:12] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:58 ; elapsed = 01:44:55 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 111925 ; free virtual = 127468
INFO: [v++ 60-1443] [12:00:12] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '2') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_b0' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
WARNING: [v++ 60-990] _new_clk_freq contains more clocks than we expect, check Platform
INFO: [v++ 60-991] clock name 'clk_extra_a1' (clock ID '3') is being mapped to clock name 'clk_extra_a1' in the xclbin
INFO: [v++ 60-991] clock name 'clk_extra_c0' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_main_a0' (clock ID '') is being mapped to clock name 'clk_main_a0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_main_a0 = 250, Unused (UNUSED) clock: clk_main_a0 = 250, Kernel (DATA) clock: clk_extra_b0 = 250, Unused (UNUSED) clock: clk_extra_a1 = 125, Kernel (KERNEL) clock: clk_extra_c0 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/address_map.xml -sdsl /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/sdsl.dat -xclbin /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/xclbin_orig.xml -rtd /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold.rtd -o /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [12:00:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 113388 ; free virtual = 128931
INFO: [v++ 60-1443] [12:00:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/routed.dcp --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold.rtd --append-section :JSON:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold_xml.rtd --add-section BUILD_METADATA:JSON:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold.xml --add-section SYSTEM_METADATA:RAW:/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_aws-vu9p-f1_shell-v04261818_201920_2 --output /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
XRT Build Version: 2.11.0 (heads/202110.2.11.634)
       Build Date: 2021-07-08 14:01:11
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 196711358 bytes
Format : RAW
File   : '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/routed.dcp'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 682 bytes
Format : JSON
File   : '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2998 bytes
Format : JSON
File   : '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 15774 bytes
Format : RAW
File   : '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/krnl_threshold.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 7182 bytes
Format : RAW
File   : '/home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'
Successfully wrote (196747871 bytes) to the output file: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [12:00:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 113193 ; free virtual = 128927
INFO: [v++ 60-1443] [12:00:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin.info --input /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
INFO: [v++ 60-1441] [12:00:17] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 113193 ; free virtual = 128927
INFO: [v++ 60-1443] [12:00:17] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/link/run_link
INFO: [v++ 60-1441] [12:00:17] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.004 ; gain = 0.000 ; free physical = 113193 ; free virtual = 128927
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/reports/link/system_estimate_krnl_threshold.xtxt
INFO: [v++ 60-586] Created /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.ltx
INFO: [v++ 60-586] Created krnl_threshold.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/reports/link/imp/impl_1_xilinx_aws-vu9p-f1_shell-v04261818_201920_2_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/logs/link/vivado.log
	Steps Log File: /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/centos/workspace/threshold_system_hw_link/Hardware/krnl_threshold.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 45m 39s
INFO: [v++ 60-1653] Closing dispatch client.

12:00:17 Build Finished (took 1h:45m:42s.908ms)

