Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/binary_cnt.vhd" in Library work.
Architecture behavioral of Entity binary_cnt is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/trigger_gen.vhd" in Library work.
Architecture behavioral of Entity trigger_gen is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/distance.vhd" in Library work.
Architecture behavioral of Entity distance is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/unit_converter.vhd" in Library work.
Architecture behavioral of Entity unit_converter is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hex_to_7seg.vhd" in Library work.
Architecture behavioral of Entity hex_to_7seg is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/clock_enable.vhd" in Library work.
Architecture behavioral of Entity clock_enable is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/driver_7seg.vhd" in Library work.
Architecture behavioral of Entity driver_7seg is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hcsr04.vhd" in Library work.
Architecture behavioral of Entity hcsr04 is up to date.
Compiling vhdl file "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <driver_7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hcsr04> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hex_to_7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_enable> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trigger_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <distance> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <unit_converter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <binary_cnt> in library <work> (architecture <behavioral>) with generics.
	n = 24

Analyzing hierarchy for entity <binary_cnt> in library <work> (architecture <behavioral>) with generics.
	n = 22


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <driver_7seg> in library <work> (Architecture <behavioral>).
Entity <driver_7seg> analyzed. Unit <driver_7seg> generated.

Analyzing Entity <hex_to_7seg> in library <work> (Architecture <behavioral>).
Entity <hex_to_7seg> analyzed. Unit <hex_to_7seg> generated.

Analyzing Entity <clock_enable> in library <work> (Architecture <behavioral>).
Entity <clock_enable> analyzed. Unit <clock_enable> generated.

Analyzing Entity <hcsr04> in library <work> (Architecture <behavioral>).
Entity <hcsr04> analyzed. Unit <hcsr04> generated.

Analyzing Entity <trigger_gen> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/trigger_gen.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <s_outputCounter>
Entity <trigger_gen> analyzed. Unit <trigger_gen> generated.

Analyzing generic Entity <binary_cnt.1> in library <work> (Architecture <behavioral>).
	n = 24
Entity <binary_cnt.1> analyzed. Unit <binary_cnt.1> generated.

Analyzing Entity <distance> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/distance.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <s_pulse_width>
Entity <distance> analyzed. Unit <distance> generated.

Analyzing generic Entity <binary_cnt.2> in library <work> (Architecture <behavioral>).
	n = 22
Entity <binary_cnt.2> analyzed. Unit <binary_cnt.2> generated.

Analyzing Entity <unit_converter> in library <work> (Architecture <behavioral>).
Entity <unit_converter> analyzed. Unit <unit_converter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <hex_to_7seg>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hex_to_7seg.vhd".
    Found 16x7-bit ROM for signal <decode_data$mux0000> created at line 49.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <clock_enable>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/clock_enable.vhd".
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_enable> synthesized.


Synthesizing Unit <unit_converter>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/unit_converter.vhd".
    Found 4-bit comparator greater for signal <unit_mdc_10$cmp_gt0000> created at line 53.
    Found 4-bit comparator greater for signal <unit_mdc_10$cmp_gt0001> created at line 53.
    Found 4-bit comparator greater for signal <unit_mdc_12$cmp_gt0000> created at line 53.
    Found 4-bit adder for signal <unit_mdc_12_9$add0000> created at line 54.
    Found 4-bit adder for signal <unit_mdc_12_9$add0001> created at line 54.
    Found 4-bit adder for signal <unit_mdc_12_9$add0002> created at line 54.
    Found 4-bit adder for signal <unit_mdc_12_9$add0003> created at line 54.
    Found 4-bit adder for signal <unit_mdc_12_9$add0004> created at line 54.
    Found 4-bit adder for signal <unit_mdc_12_9$add0005> created at line 54.
    Found 4-bit comparator greater for signal <unit_mdc_16$cmp_gt0000> created at line 57.
    Found 4-bit comparator greater for signal <unit_mdc_16$cmp_gt0001> created at line 57.
    Found 4-bit comparator greater for signal <unit_mdc_16$cmp_gt0002> created at line 57.
    Found 4-bit adder for signal <unit_mdc_16_13$add0000> created at line 58.
    Found 4-bit adder for signal <unit_mdc_16_13$add0001> created at line 58.
    Found 4-bit adder for signal <unit_mdc_16_13$add0002> created at line 58.
    Found 4-bit comparator greater for signal <unit_mdc_9$cmp_gt0000> created at line 53.
    Found 4-bit comparator greater for signal <unit_mdc_9$cmp_gt0001> created at line 53.
    Found 4-bit comparator greater for signal <unit_mdc_9$cmp_gt0002> created at line 53.
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <unit_converter> synthesized.


Synthesizing Unit <binary_cnt_1>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/binary_cnt.vhd".
WARNING:Xst:1305 - Output <counter_o> is never assigned. Tied to value 000000000000000000000000.
    Found 24-bit up counter for signal <s_count>.
    Summary:
	inferred   1 Counter(s).
Unit <binary_cnt_1> synthesized.


Synthesizing Unit <binary_cnt_2>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/binary_cnt.vhd".
WARNING:Xst:1305 - Output <counter_o> is never assigned. Tied to value 0000000000000000000000.
    Found 22-bit up counter for signal <s_count>.
    Summary:
	inferred   1 Counter(s).
Unit <binary_cnt_2> synthesized.


Synthesizing Unit <driver_7seg>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/driver_7seg.vhd".
WARNING:Xst:646 - Signal <s_clock_word<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x1-bit ROM for signal <selDisp3_o$mux0001> created at line 102.
    Found 1-bit register for signal <selDisp0_o>.
    Found 1-bit register for signal <selDisp1_o>.
    Found 1-bit register for signal <selDisp2_o>.
    Found 1-bit register for signal <selDisp3_o>.
    Found 2-bit up counter for signal <display_selection>.
    Found 4-bit register for signal <s_temperary_data>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <driver_7seg> synthesized.


Synthesizing Unit <trigger_gen>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/trigger_gen.vhd".
    Found 24-bit comparator greater for signal <trigger_o$cmp_gt0000> created at line 54.
    Found 24-bit comparator less for signal <trigger_o$cmp_lt0000> created at line 54.
    Summary:
	inferred   2 Comparator(s).
Unit <trigger_gen> synthesized.


Synthesizing Unit <distance>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/distance.vhd".
WARNING:Xst:737 - Found 9-bit latch for signal <distance_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 11-bit comparator greater for signal <distance_o$cmp_gt0000> created at line 64.
    Found 22x2-bit multiplier for signal <multiplier$mult0000> created at line 62.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <distance> synthesized.


Synthesizing Unit <hcsr04>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/hcsr04.vhd".
Unit <hcsr04> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/ise/Desktop/HCSRO4_xrehbe00_xpaule03/top.vhd".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 1
 22x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 4
 4-bit register                                        : 1
# Latches                                              : 1
 9-bit latch                                           : 1
# Comparators                                          : 12
 11-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 24-bit comparator less                                : 1
 4-bit comparator greater                              : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <trigg> is unconnected in block <trigger_gen_m>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Pulsewidth> is unconnected in block <uut4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UnitConv> is unconnected in block <uut4>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x1-bit ROM                                           : 1
# Multipliers                                          : 1
 22x2-bit multiplier                                   : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 9
# Counters                                             : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Latches                                              : 1
 9-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <s_count_0> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_1> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_2> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_3> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_4> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_5> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_6> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_7> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_8> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_9> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_10> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_11> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_12> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_13> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_14> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_15> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_16> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_17> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_18> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_19> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_20> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_21> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_22> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_23> of sequential type is unconnected in block <binary_cnt_1>.
WARNING:Xst:2677 - Node <s_count_0> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_1> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_2> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_3> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_4> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_5> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_6> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_7> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_8> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_9> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_10> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_11> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_12> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_13> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_14> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_15> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_16> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_17> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_18> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_19> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_20> of sequential type is unconnected in block <binary_cnt_2>.
WARNING:Xst:2677 - Node <s_count_21> of sequential type is unconnected in block <binary_cnt_2>.

Optimizing unit <top> ...

Optimizing unit <hex_to_7seg> ...

Optimizing unit <unit_converter> ...

Optimizing unit <clock_enable> ...
  implementation constraint: INIT=r	 : count_15
  implementation constraint: INIT=r	 : count_14
  implementation constraint: INIT=r	 : count_13
  implementation constraint: INIT=r	 : count_12
  implementation constraint: INIT=r	 : count_11
  implementation constraint: INIT=r	 : count_10
  implementation constraint: INIT=r	 : count_9
  implementation constraint: INIT=r	 : count_8
  implementation constraint: INIT=r	 : count_7
  implementation constraint: INIT=r	 : count_6
  implementation constraint: INIT=r	 : count_5
  implementation constraint: INIT=r	 : count_4
  implementation constraint: INIT=r	 : count_3
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_1
  implementation constraint: INIT=r	 : count_0

Optimizing unit <binary_cnt_1> ...

Optimizing unit <binary_cnt_2> ...

Optimizing unit <driver_7seg> ...

Optimizing unit <trigger_gen> ...

Optimizing unit <distance> ...

Optimizing unit <hcsr04> ...
WARNING:Xst:1710 - FF/Latch <s_temperary_data_3> (without init value) has a constant value of 0 in block <uut2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_temperary_data_2> (without init value) has a constant value of 0 in block <uut2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_temperary_data_1> (without init value) has a constant value of 0 in block <uut2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_temperary_data_0> (without init value) has a constant value of 0 in block <uut2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_0> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_1> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_2> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_3> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_4> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_5> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_6> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_7> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <distance_o_8> (without init value) has a constant value of 0 in block <Pulsewidth>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <UnitConv> is unconnected in block <uut4>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <trigg> is unconnected in block <trigger_gen_m>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <Pulsewidth> is unconnected in block <uut4>.
   It will be removed from the design.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 47
#      AND2                        : 18
#      GND                         : 2
#      INV                         : 10
#      VCC                         : 1
#      XOR2                        : 16
# FlipFlops/Latches                : 22
#      FD                          : 22
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 21.54 secs
 
--> 


Total memory usage is 618808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   84 (   0 filtered)
Number of infos    :    0 (   0 filtered)

