
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /afs/umich.edu/class/eecs470/lib/synopsys/ ../
set headers [getenv HEADERS]
sys_defs.svh ISA.svh 
set sources [getenv SOURCES]
verilog/ex_stage.sv
read_file -f sverilog [list ${headers} ${sources}]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/sys_defs.svh' '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/ISA.svh' '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/sys_defs.svh
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/ISA.svh
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:258: No module instance name. (VER-737)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:267: No module instance name. (VER-737)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:54: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:55: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:97: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 80 in file
	'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            87            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 60 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     is_mult_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      range_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine alu line 80 in file
		'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     result_reg      | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:80: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:154: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv:155: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 156 in file
	'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           158            |     no/auto      |
===============================================

Statistics for case statements in always block at line 208 in file
	'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           211            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 223 in file
	'/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/ex_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           228            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/alu.db:alu'
Loaded 3 designs.
Current design is 'alu'.
alu brcond ex_stage
set design_name [getenv DESIGN_NAME]
alu
set clock_name [getenv CLOCK_NET_NAME]
clock
set reset_name [getenv RESET_NET_NAME]
reset
set CLK_PERIOD [getenv CLOCK_PERIOD]
10	
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./alu.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./alu.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./alu.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./alu.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'alu'.

  Linking design 'alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/verilog/alu.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Reading ddc file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/mult.ddc'.
Current design is 'alu'.
Information: Updating graph... (UID-83)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 308 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'alu_DW_rash_0'
  Processing 'alu_DW01_ash_0'
  Processing 'alu_DW_rash_1'
  Processing 'alu_DW01_cmp2_0'
  Processing 'alu_DW01_cmp2_1'
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:31 1012116.4      1.91       8.0      53.1                                0.00  
    0:00:32 1012108.1      1.91       8.0      53.1                                0.00  
    0:00:32 1012108.1      1.91       8.0      53.1                                0.00  
    0:00:32 1012028.0      1.91       8.0      53.1                                0.00  
    0:00:32 1012028.0      1.91       8.0      53.1                                0.00  
    0:00:36  729195.4      2.28      18.8       7.9                                0.00  
    0:00:39  730340.0      2.60      25.9       7.7                                0.00  
    0:00:40  730107.8      2.23      15.5       7.7                                0.00  
    0:00:41  730771.3      2.52      19.8       7.7                                0.00  
    0:00:41  730489.3      2.43      18.4       7.7                                0.00  
    0:00:42  731368.5      2.24      15.2       7.7                                0.00  
    0:00:43  732413.6      2.18      14.2       7.7                                0.00  
    0:00:43  732720.5      2.18      14.0       7.7                                0.00  
    0:00:43  732488.3      2.18      13.6       7.7                                0.00  
    0:00:43  733326.0      2.18      13.3       7.7                                0.00  
    0:00:44  734097.4      2.18      13.0       7.7                                0.00  
    0:00:44  735266.9      2.18      12.8       7.7                                0.00  
    0:00:44  735316.7      2.18      12.5       7.7                                0.00  
    0:00:44  735515.7      2.18      12.5       7.7                                0.00  
    0:00:44  736112.9      2.18      12.4       7.7                                0.00  
    0:00:45  736361.8      2.18      12.3       7.7                                0.00  
    0:00:45  736610.6      2.18      12.1       7.7                                0.00  
    0:00:45  736610.6      2.18      12.1       7.7                                0.00  
    0:00:45  735781.2      2.18      12.1       7.7                                0.00  
    0:00:45  735781.2      2.18      12.1       7.7                                0.00  
    0:00:45  735947.1      2.18      12.1       7.6                                0.00  
    0:00:45  735963.7      2.18      12.1       7.6                                0.00  
    0:00:45  735980.2      2.18      12.1       7.6                                0.00  
    0:00:45  735980.2      2.18      12.1       7.6                                0.00  
    0:00:45  735980.2      2.18      12.1       7.6                                0.00  
    0:00:45  735980.2      2.18      12.1       7.6                                0.00  
    0:00:46  738153.4      2.18      11.9       7.7 mult0/mstage[1].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:46  741977.1      2.03       9.7       7.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:47  744208.3      1.91       8.4       7.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:48  746199.0      1.90       7.9       7.3 mult0/mstage[1].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:48  747841.3      1.90       7.7       7.3                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:48  747841.3      1.90       7.7       7.3                                0.00  
    0:00:48  749881.7      1.90       7.6       7.3 mult0/mstage[1].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:48  751482.5      1.88       7.5       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:49  753489.8      1.70       5.9       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:49  755215.0      1.54       5.5       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:50  755497.0      1.46       5.3       7.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:50  756119.1      1.37       4.8       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:50  758192.7      1.30       4.4       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:51  758814.8      1.27       4.2       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:51  760846.9      1.26       4.2       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:52  762331.6      1.23       4.0       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:52  763219.1      1.17       3.6       7.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:53  765160.0      1.13       3.4       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:54  765632.8      1.12       3.3       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:55  765707.4      1.11       3.3       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:56  766188.5      1.11       3.2       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:56  766727.6      1.07       3.0       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:56  766769.1      1.03       2.8       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:56  767175.5      1.01       2.7       6.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:57  767822.5      0.97       2.5       6.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:57  768403.1      0.95       2.4       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:57  768461.1      0.94       2.4       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:57  768950.5      0.93       2.3       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:57  769730.2      0.92       2.3       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:58  770692.3      0.91       2.2       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:58  771306.1      0.89       2.1       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:58  772857.2      0.87       2.0       6.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:58  773189.0      0.86       2.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:58  773330.0      0.86       2.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  774300.4      0.81       1.8       6.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  774856.1      0.80       1.8       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  775387.0      0.79       1.8       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  775793.4      0.78       1.7       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  775892.9      0.77       1.7       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:00:59  775743.6      0.76       1.6       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:00  776150.1      0.75       1.6       5.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:00  776821.9      0.73       1.5       6.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:00  777012.7      0.72       1.4       6.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:00  777817.2      0.71       1.4       6.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:00  777759.2      0.70       1.3       6.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:01  777916.8      0.70       1.3       6.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:01  778497.4      0.68       1.3       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:01  778721.3      0.68       1.2       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:01  779119.5      0.66       1.2       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:01  779318.5      0.65       1.2       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:02  779592.2      0.65       1.1       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:02  780015.3      0.63       1.1       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:02  780579.3      0.62       1.1       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:02  780935.9      0.62       1.1       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  781027.2      0.61       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  781981.0      0.60       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  782694.3      0.59       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  782943.2      0.59       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  783283.2      0.59       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  784444.5      0.58       1.0       6.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:03  785124.6      0.57       0.9       6.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:04  786186.3      0.54       0.8       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:04  786319.0      0.53       0.8       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:04  787024.0      0.52       0.8       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:04  787032.3      0.51       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:04  787098.7      0.51       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  787380.7      0.50       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  787662.7      0.49       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  787903.2      0.48       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  788600.0      0.48       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  788815.6      0.47       0.7       6.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:05  789877.3      0.46       0.6       6.8 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  790375.0      0.46       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  791295.6      0.44       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  792266.1      0.43       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  792523.2      0.43       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  792780.3      0.42       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:06  793236.5      0.42       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:07  793253.1      0.42       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:07  793269.7      0.41       0.6       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:07  793593.2      0.39       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:08  793817.1      0.39       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:09  793767.4      0.38       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:09  795442.8      0.38       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:09  795782.9      0.37       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:10  796172.8      0.37       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:10  796255.7      0.37       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:10  796346.9      0.37       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:10  796844.6      0.36       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797018.8      0.36       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797060.3      0.36       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797259.3      0.35       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797367.1      0.35       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797499.9      0.35       0.7       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:11  797491.6      0.35       0.6       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  798420.5      0.35       0.6       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  798760.6      0.34       0.6       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  799125.6      0.34       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  799399.3      0.34       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  799872.1      0.33       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:12  799739.4      0.33       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:13  799780.8      0.32       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:13  799797.4      0.32       0.6       8.7 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:13  800543.9      0.31       0.5       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:13  800718.1      0.31       0.5       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:13  801008.4      0.31       0.5       8.5 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:14  801381.6      0.30       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:14  801398.2      0.30       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:14  801257.2      0.30       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:14  801522.6      0.30       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:15  801846.1      0.29       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:15  802161.3      0.29       0.5       8.6 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:15  802095.0      0.29       0.5       8.4 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:15  802534.6      0.29       0.5       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:15  802758.5      0.29       0.5       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:16  802592.6      0.28       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:16  802650.7      0.27       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:16  802717.0      0.27       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:17  803422.1      0.26       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:17  803529.9      0.26       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:17  803977.8      0.26       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:17  804168.6      0.26       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:18  804716.0      0.25       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:18  804931.6      0.25       0.4       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:18  805288.3      0.25       0.3       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:18  805528.8      0.24       0.3       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:18  806084.6      0.24       0.3       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:19  806499.3      0.23       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:19  806466.1      0.23       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:19  806914.0      0.23       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:20  806947.2      0.22       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:20  807320.4      0.21       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:20  807668.8      0.21       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:20  807743.4      0.20       0.3       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:20  808083.5      0.20       0.3       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:21  808440.2      0.20       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:21  808415.3      0.19       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:21  808631.0      0.19       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:21  808805.1      0.19       0.3       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:21  808904.7      0.18       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:22  809286.2      0.18       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:22  809145.2      0.18       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:22  809709.2      0.17       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:22  809883.4      0.17       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:22  809850.2      0.17       0.2       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:23  810049.3      0.16       0.2       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:23  810032.7      0.16       0.2       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:23  809825.3      0.16       0.3       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:23  809700.9      0.16       0.3       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:24  810538.7      0.15       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:24  810522.1      0.14       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:24  810853.8      0.14       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:24  811111.0      0.13       0.2       8.1 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  811509.1      0.13       0.2       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  811807.7      0.12       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  811865.8      0.12       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  812313.7      0.12       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  812711.8      0.12       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:25  812745.0      0.11       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:26  812960.6      0.11       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:26  813159.7      0.10       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:26  813624.2      0.10       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:26  813839.8      0.10       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:26  813831.5      0.10       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:27  813815.0      0.10       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:27  813723.7      0.09       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:27  813367.1      0.09       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:27  813756.9      0.09       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:27  813615.9      0.09       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:28  814163.3      0.08       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:28  814345.8      0.07       0.1       8.2 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:28  814586.3      0.07       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:28  814636.1      0.07       0.1       8.3 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:28  814677.6      0.07       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:29  814702.5      0.07       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:29  814420.4      0.06       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:29  814818.6      0.06       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:29  815050.8      0.06       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:29  815067.4      0.05       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:30  815108.9      0.05       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:30  815374.3      0.05       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:30  815606.5      0.05       0.1       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:30  815813.9      0.05       0.0       7.9 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:30  816145.7      0.04       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:31  816751.2      0.04       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:31  816718.0      0.04       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:31  816776.0      0.04       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:31  816850.7      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:32  816552.1      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:32  816601.9      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:32  816585.3      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:32  816742.9      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  816933.6      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  817248.8      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  817240.5      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  817398.1      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  817472.8      0.03       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:33  817655.3      0.02       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:34  817555.7      0.02       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:34  817688.4      0.02       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:34  817705.0      0.01       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:34  817580.6      0.01       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:35  817630.4      0.01       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:35  817987.0      0.00       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:35  818327.1      0.00       0.0       8.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:01:35  818327.1      0.00       0.0       8.0                                0.00  
    0:01:35  817688.4      0.00       0.0       8.1                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:36  817688.4      0.00       0.0       8.1                              -30.21  
    0:01:36  819679.1      0.00       0.0       1.0 opb[8]                       -30.21  
    0:01:37  819645.9      0.00       0.0       0.3 sub_89/B[6]                  -30.21  
    0:01:37  819878.2      0.00       0.0       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -30.30  
    0:01:37  819878.2      0.00       0.0       0.0                              -30.30  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:37  819878.2      0.00       0.0       0.0                              -30.30  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:37  819878.2      0.00       0.0       0.0                              -30.30  
    0:01:37  819878.2      0.00       0.0       0.0                              -30.30  
    0:01:38  804044.2      0.07       0.1       0.0                              -29.96  
    0:01:38  798909.9      0.07       0.1       0.0                              -29.74  
    0:01:39  795791.2      0.08       0.1       0.0                              -29.73  
    0:01:39  793767.4      0.08       0.1       0.0                              -29.73  
    0:01:39  792481.8      0.08       0.1       0.0                              -29.73  
    0:01:39  792481.8      0.08       0.1       0.0                              -29.73  
    0:01:39  793062.4      0.04       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.73  
    0:01:40  793427.3      0.04       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.81  
    0:01:40  793526.9      0.04       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.81  
    0:01:41  793966.5      0.01       0.0       0.0                              -29.88  
    0:01:41  793684.5      0.01       0.0       0.0                              -29.88  
    0:01:41  793933.3      0.00       0.0       0.0                              -29.88  
    0:01:42  777983.1      0.46       1.9       0.0                              -29.83  
    0:01:42  774200.9      0.46       1.9       0.0                              -29.82  
    0:01:42  773910.6      0.46       1.9       0.0                              -29.82  
    0:01:42  773877.4      0.46       1.9       0.0                              -29.82  
    0:01:42  773877.4      0.46       1.9       0.0                              -29.82  
    0:01:42  773877.4      0.46       1.9       0.0                              -29.82  
    0:01:42  773877.4      0.46       1.9       0.0                              -29.82  
    0:01:42  773877.4      0.46       1.9       0.0                              -29.82  
    0:01:43  775138.2      0.25       0.6       0.0 mult0/mstage[1].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:43  776921.5      0.16       0.3       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:44  777933.4      0.10       0.2       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:44  778339.8      0.09       0.2       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:44  779102.9      0.07       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:45  779940.6      0.06       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:45  780944.3      0.05       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:45  781665.9      0.05       0.1       0.0 mult0/mstage[1].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:46  782346.0      0.05       0.1       0.0 mult0/mstage[0].ms/partial_prod_reg[63]/DIN    -29.83  
    0:01:47  785000.2      0.02       0.0       0.0                              -29.83  
    0:01:47  785804.8      0.01       0.0       0.0                              -29.83  
    0:01:47  785672.1      0.00       0.0       0.0                              -29.83  
    0:01:47  785713.5      0.00       0.0       0.0                              -29.83  
    0:01:48  788168.7      0.00       0.0       0.0 mult0/mstage[1].ms/prod_in_reg_reg[13]/DIN    -22.93  
    0:01:48  790275.5      0.00       0.0       0.0 mult0/mstage[1].ms/prod_in_reg_reg[19]/DIN    -18.40  
    0:01:48  792539.8      0.00       0.0       0.0 mult0/mstage[1].ms/prod_in_reg_reg[31]/DIN    -13.22  
    0:01:48  794621.7      0.00       0.0       0.0 mult0/mstage[3].ms/prod_in_reg_reg[30]/DIN     -8.42  
    0:01:49  796595.8      0.00       0.0       0.0 mult0/mstage[1].ms/mplier_out_reg[26]/DIN     -3.92  
    0:01:49  798221.5      0.00       0.0       0.0                                0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:49  798221.5      0.00       0.0       0.0                                0.00  
    0:01:49  798221.5      0.00       0.0       0.0                                0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Writing verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/alu.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Writing ddc file './alu.ddc'.
Removing design 'alu'
Removing design 'alu_DW01_ash_0'
Removing design 'alu_DW01_sub_0'
Removing design 'alu_DW01_add_0'
Removing design 'brcond'
Removing design 'ex_stage'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/alu.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/alu.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/s/u/sunsusan/Desktop/group7w20/alu_DW01_ash_0.db:alu_DW01_ash_0'
Loaded 4 designs.
Current design is 'alu_DW01_ash_0'.
Current design is 'alu'.

Thank you...
