// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _karastuba_mul_templa_1_HH_
#define _karastuba_mul_templa_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "karastuba_mul_templa_5.h"
#include "karastuba_mul_MULmb6.h"

namespace ap_rtl {

struct karastuba_mul_templa_1 : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > lhs0_tmp_digits_data_V_address0;
    sc_out< sc_logic > lhs0_tmp_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs0_tmp_digits_data_V_q0;
    sc_out< sc_lv<4> > lhs1_tmp_digits_data_V_address0;
    sc_out< sc_logic > lhs1_tmp_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs1_tmp_digits_data_V_q0;
    sc_out< sc_lv<4> > rhs0_tmp_digits_data_V_address0;
    sc_out< sc_logic > rhs0_tmp_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs0_tmp_digits_data_V_q0;
    sc_out< sc_lv<4> > rhs1_tmp_digits_data_V_address0;
    sc_out< sc_logic > rhs1_tmp_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs1_tmp_digits_data_V_q0;
    sc_out< sc_lv<32> > cross_mul_tmp_bits;
    sc_out< sc_logic > cross_mul_tmp_bits_ap_vld;
    sc_out< sc_lv<5> > cross_mul_digits_data_V_address0;
    sc_out< sc_logic > cross_mul_digits_data_V_ce0;
    sc_out< sc_logic > cross_mul_digits_data_V_we0;
    sc_out< sc_lv<64> > cross_mul_digits_data_V_d0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const0;


    // Module declarations
    karastuba_mul_templa_1(sc_module_name name);
    SC_HAS_PROCESS(karastuba_mul_templa_1);

    ~karastuba_mul_templa_1();

    sc_trace_file* mVcdFile;

    karastuba_mul_MULmb6* add0_digits_data_V_U;
    karastuba_mul_MULmb6* add1_digits_data_V_U;
    karastuba_mul_templa_5* grp_karastuba_mul_templa_5_fu_182;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_088_0_i_reg_136;
    sc_signal< sc_lv<5> > i_0_i_reg_148;
    sc_signal< sc_lv<2> > p_088_0_i3_reg_159;
    sc_signal< sc_lv<5> > i_0_i4_reg_171;
    sc_signal< sc_lv<1> > icmp_ln54_fu_196_p2;
    sc_signal< sc_lv<1> > icmp_ln54_reg_330;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln54_reg_330_pp0_iter1_reg;
    sc_signal< sc_lv<5> > i_fu_202_p2;
    sc_signal< sc_lv<5> > i_reg_334;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln59_fu_208_p1;
    sc_signal< sc_lv<64> > zext_ln59_reg_339;
    sc_signal< sc_lv<64> > zext_ln59_reg_339_pp0_iter1_reg;
    sc_signal< sc_lv<64> > lhs0_tmp_digits_data_2_reg_354;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<64> > lhs1_tmp_digits_data_2_reg_360;
    sc_signal< sc_lv<65> > add_ln700_fu_225_p2;
    sc_signal< sc_lv<65> > add_ln700_reg_366;
    sc_signal< sc_lv<64> > add_ln209_8_fu_236_p2;
    sc_signal< sc_lv<64> > add_ln209_8_reg_371;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > icmp_ln54_2_fu_263_p2;
    sc_signal< sc_lv<1> > icmp_ln54_2_reg_381;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln54_2_reg_381_pp1_iter1_reg;
    sc_signal< sc_lv<5> > i_3_fu_269_p2;
    sc_signal< sc_lv<5> > i_3_reg_385;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln59_2_fu_275_p1;
    sc_signal< sc_lv<64> > zext_ln59_2_reg_390;
    sc_signal< sc_lv<64> > zext_ln59_2_reg_390_pp1_iter1_reg;
    sc_signal< sc_lv<64> > rhs0_tmp_digits_data_2_reg_405;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state8_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<64> > rhs1_tmp_digits_data_2_reg_411;
    sc_signal< sc_lv<65> > add_ln700_10_fu_292_p2;
    sc_signal< sc_lv<65> > add_ln700_10_reg_417;
    sc_signal< sc_lv<64> > add_ln209_10_fu_303_p2;
    sc_signal< sc_lv<64> > add_ln209_10_reg_422;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_lv<4> > add0_digits_data_V_address0;
    sc_signal< sc_logic > add0_digits_data_V_ce0;
    sc_signal< sc_logic > add0_digits_data_V_we0;
    sc_signal< sc_lv<64> > add0_digits_data_V_q0;
    sc_signal< sc_lv<4> > add1_digits_data_V_address0;
    sc_signal< sc_logic > add1_digits_data_V_ce0;
    sc_signal< sc_logic > add1_digits_data_V_we0;
    sc_signal< sc_lv<64> > add1_digits_data_V_q0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_ce0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_d0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_we0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_ce1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_d1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_lhs_digits_data_V_we1;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_ce0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_d0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_we0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_ce1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_d1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_rhs_digits_data_V_we1;
    sc_signal< sc_lv<32> > grp_karastuba_mul_templa_5_fu_182_res_tmp_bits;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_ce0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_d0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_we0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_ce1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_d1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_res_digits_data_V_we1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_res_tmp_bits_ap_vld;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_idle;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_continue;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_i_phi_fu_152_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_i4_phi_fu_175_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_5_fu_182_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_sync_grp_karastuba_mul_templa_5_fu_182_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_karastuba_mul_templa_5_fu_182_ap_done;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_karastuba_mul_templa_5_fu_182_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_karastuba_mul_templa_5_fu_182_ap_done;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<65> > zext_ln700_fu_218_p1;
    sc_signal< sc_lv<65> > zext_ln54_fu_214_p1;
    sc_signal< sc_lv<64> > zext_ln700_17_fu_221_p1;
    sc_signal< sc_lv<64> > add_ln209_fu_231_p2;
    sc_signal< sc_lv<66> > zext_ln700_18_fu_244_p1;
    sc_signal< sc_lv<66> > zext_ln700_16_fu_241_p1;
    sc_signal< sc_lv<66> > tmp_V_fu_247_p2;
    sc_signal< sc_lv<65> > zext_ln700_19_fu_285_p1;
    sc_signal< sc_lv<65> > zext_ln54_2_fu_281_p1;
    sc_signal< sc_lv<64> > zext_ln700_21_fu_288_p1;
    sc_signal< sc_lv<64> > add_ln209_9_fu_298_p2;
    sc_signal< sc_lv<66> > zext_ln700_22_fu_311_p1;
    sc_signal< sc_lv<66> > zext_ln700_20_fu_308_p1;
    sc_signal< sc_lv<66> > tmp_V_7_fu_314_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_pp1_stage1;
    static const sc_lv<8> ap_ST_fsm_state11;
    static const sc_lv<8> ap_ST_fsm_state12;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add0_digits_data_V_address0();
    void thread_add0_digits_data_V_ce0();
    void thread_add0_digits_data_V_we0();
    void thread_add1_digits_data_V_address0();
    void thread_add1_digits_data_V_ce0();
    void thread_add1_digits_data_V_we0();
    void thread_add_ln209_10_fu_303_p2();
    void thread_add_ln209_8_fu_236_p2();
    void thread_add_ln209_9_fu_298_p2();
    void thread_add_ln209_fu_231_p2();
    void thread_add_ln700_10_fu_292_p2();
    void thread_add_ln700_fu_225_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state10_pp1_stage1_iter1();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage1_iter0();
    void thread_ap_block_state9_pp1_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_i4_phi_fu_175_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_152_p4();
    void thread_ap_ready();
    void thread_ap_sync_grp_karastuba_mul_templa_5_fu_182_ap_done();
    void thread_ap_sync_grp_karastuba_mul_templa_5_fu_182_ap_ready();
    void thread_cross_mul_digits_data_V_address0();
    void thread_cross_mul_digits_data_V_ce0();
    void thread_cross_mul_digits_data_V_d0();
    void thread_cross_mul_digits_data_V_we0();
    void thread_cross_mul_tmp_bits();
    void thread_cross_mul_tmp_bits_ap_vld();
    void thread_grp_karastuba_mul_templa_5_fu_182_ap_continue();
    void thread_grp_karastuba_mul_templa_5_fu_182_ap_start();
    void thread_i_3_fu_269_p2();
    void thread_i_fu_202_p2();
    void thread_icmp_ln54_2_fu_263_p2();
    void thread_icmp_ln54_fu_196_p2();
    void thread_lhs0_tmp_digits_data_V_address0();
    void thread_lhs0_tmp_digits_data_V_ce0();
    void thread_lhs1_tmp_digits_data_V_address0();
    void thread_lhs1_tmp_digits_data_V_ce0();
    void thread_rhs0_tmp_digits_data_V_address0();
    void thread_rhs0_tmp_digits_data_V_ce0();
    void thread_rhs1_tmp_digits_data_V_address0();
    void thread_rhs1_tmp_digits_data_V_ce0();
    void thread_tmp_V_7_fu_314_p2();
    void thread_tmp_V_fu_247_p2();
    void thread_zext_ln54_2_fu_281_p1();
    void thread_zext_ln54_fu_214_p1();
    void thread_zext_ln59_2_fu_275_p1();
    void thread_zext_ln59_fu_208_p1();
    void thread_zext_ln700_16_fu_241_p1();
    void thread_zext_ln700_17_fu_221_p1();
    void thread_zext_ln700_18_fu_244_p1();
    void thread_zext_ln700_19_fu_285_p1();
    void thread_zext_ln700_20_fu_308_p1();
    void thread_zext_ln700_21_fu_288_p1();
    void thread_zext_ln700_22_fu_311_p1();
    void thread_zext_ln700_fu_218_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
