/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Jan 27 12:19:20 2015
 *                 Full Compile MD5 Checksum  3788d4127f6320d7294fc780a1f038a5
 *                     (minus title and desc)
 *                 MD5 Checksum               bc21cc7e43ef60b83e7c02281647c8e6
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15579
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_INTR2_H__
#define BCHP_VIDEO_ENC_INTR2_H__

/***************************************************************************
 *VIDEO_ENC_INTR2 - VEC Level-2 Interrupt Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS          0x00684000 /* [RO] CPU interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET             0x00684004 /* [WO] CPU interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR           0x00684008 /* [WO] CPU interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     0x0068400c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET        0x00684010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR      0x00684014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS          0x00684018 /* [RO] PCI interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET             0x0068401c /* [WO] PCI interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR           0x00684020 /* [WO] PCI interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     0x00684024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET        0x00684028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR      0x0068402c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_STATUS :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_SHIFT            6

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_MASK          0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_SHIFT         5
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_MASK          0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_SHIFT         4
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_MASK   0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT  3
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   1
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_SET :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_MASK                0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_SHIFT               6

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_MASK             0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_SHIFT            5
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_MASK             0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_SHIFT            4
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_MASK      0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_SHIFT     3
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_SHIFT   2
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_SHIFT      1
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_DEFAULT  0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_MASK              0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_SHIFT             6

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_MASK           0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_SHIFT          5
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_MASK           0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_SHIFT          4
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT   3
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    1
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_MASK        0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_SHIFT       6

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_SHIFT    5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_SHIFT    4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_MASK           0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_SHIFT          6

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_MASK        0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_SHIFT       5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_MASK        0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_SHIFT       4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_MASK         0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT        6

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_SHIFT     5
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_SHIFT     4
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_STATUS :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_MASK             0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_SHIFT            6

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_MASK          0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_SHIFT         5
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_MASK          0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_SHIFT         4
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_DEFAULT       0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_MASK   0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT  3
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   1
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_SET :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_MASK                0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_SHIFT               6

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_MASK             0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_SHIFT            5
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_MASK             0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_SHIFT            4
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_DEFAULT          0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_MASK      0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_SHIFT     3
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_MASK    0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_SHIFT   2
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_SHIFT      1
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_DEFAULT    0x00000000

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_DEFAULT  0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_MASK              0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_SHIFT             6

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_MASK           0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_SHIFT          5
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_MASK           0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_SHIFT          4
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_DEFAULT        0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT   3
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    1
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_MASK        0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_SHIFT       6

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_SHIFT    5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_SHIFT    4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_DEFAULT  0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_MASK           0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_SHIFT          6

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_MASK        0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_SHIFT       5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_MASK        0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_SHIFT       4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_DEFAULT     0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_MASK         0xffffffc0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT        6

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_1_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_SHIFT     5
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_0_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_SHIFT     4
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_DEFAULT   0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_DVI_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_SHIFT 3
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_DVI_0_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_SHIFT 2
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 1
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_DEFAULT 0x00000000

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VIDEO_ENC_INTR2_H__ */

/* End of File */
