[cts.https.html?q=webgpu:shader,validation,expression,binary,div_rem:invalid_type_with_itself:*]
  implementation-status: backlog
  [:op="div";type="array";control=false]

  [:op="div";type="array";control=true]

  [:op="div";type="atomic";control=false]
    expected: FAIL

  [:op="div";type="atomic";control=true]

  [:op="div";type="ptr";control=false]

  [:op="div";type="ptr";control=true]

  [:op="div";type="sampler";control=false]

  [:op="div";type="sampler";control=true]
    expected: FAIL

  [:op="div";type="struct";control=false]

  [:op="div";type="struct";control=true]

  [:op="div";type="texture";control=false]

  [:op="div";type="texture";control=true]
    expected: FAIL

  [:op="rem";type="array";control=false]

  [:op="rem";type="array";control=true]

  [:op="rem";type="atomic";control=false]
    expected: FAIL

  [:op="rem";type="atomic";control=true]

  [:op="rem";type="ptr";control=false]

  [:op="rem";type="ptr";control=true]

  [:op="rem";type="sampler";control=false]

  [:op="rem";type="sampler";control=true]
    expected: FAIL

  [:op="rem";type="struct";control=false]

  [:op="rem";type="struct";control=true]

  [:op="rem";type="texture";control=false]

  [:op="rem";type="texture";control=true]
    expected: FAIL


[cts.https.html?q=webgpu:shader,validation,expression,binary,div_rem:scalar_vector:*]
  implementation-status: backlog
  [:lhs="abstract-float";rhs="abstract-float"]

  [:lhs="abstract-float";rhs="abstract-int"]
    expected: FAIL

  [:lhs="abstract-float";rhs="bool"]

  [:lhs="abstract-float";rhs="f16"]

  [:lhs="abstract-float";rhs="f32"]

  [:lhs="abstract-float";rhs="i32"]

  [:lhs="abstract-float";rhs="u32"]

  [:lhs="abstract-float";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="abstract-float";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="abstract-float";rhs="vec2%3Cbool%3E"]

  [:lhs="abstract-float";rhs="vec2%3Cf16%3E"]

  [:lhs="abstract-float";rhs="vec2%3Cf32%3E"]

  [:lhs="abstract-float";rhs="vec2%3Ci32%3E"]

  [:lhs="abstract-float";rhs="vec2%3Cu32%3E"]

  [:lhs="abstract-int";rhs="abstract-float"]
    expected: FAIL

  [:lhs="abstract-int";rhs="abstract-int"]

  [:lhs="abstract-int";rhs="bool"]

  [:lhs="abstract-int";rhs="f16"]

  [:lhs="abstract-int";rhs="f32"]
    expected: FAIL

  [:lhs="abstract-int";rhs="i32"]

  [:lhs="abstract-int";rhs="u32"]
    expected: FAIL

  [:lhs="abstract-int";rhs="vec2%3Cabstract-float%3E"]
    expected: FAIL

  [:lhs="abstract-int";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="abstract-int";rhs="vec2%3Cbool%3E"]

  [:lhs="abstract-int";rhs="vec2%3Cf16%3E"]

  [:lhs="abstract-int";rhs="vec2%3Cf32%3E"]
    expected: FAIL

  [:lhs="abstract-int";rhs="vec2%3Ci32%3E"]

  [:lhs="abstract-int";rhs="vec2%3Cu32%3E"]
    expected: FAIL

  [:lhs="bool";rhs="abstract-float"]

  [:lhs="bool";rhs="abstract-int"]

  [:lhs="bool";rhs="bool"]

  [:lhs="bool";rhs="f16"]

  [:lhs="bool";rhs="f32"]

  [:lhs="bool";rhs="i32"]

  [:lhs="bool";rhs="u32"]

  [:lhs="bool";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="bool";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="bool";rhs="vec2%3Cbool%3E"]

  [:lhs="bool";rhs="vec2%3Cf16%3E"]

  [:lhs="bool";rhs="vec2%3Cf32%3E"]

  [:lhs="bool";rhs="vec2%3Ci32%3E"]

  [:lhs="bool";rhs="vec2%3Cu32%3E"]

  [:lhs="f16";rhs="abstract-float"]

  [:lhs="f16";rhs="abstract-int"]

  [:lhs="f16";rhs="bool"]

  [:lhs="f16";rhs="f16"]

  [:lhs="f16";rhs="f32"]

  [:lhs="f16";rhs="i32"]

  [:lhs="f16";rhs="u32"]

  [:lhs="f16";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="f16";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="f16";rhs="vec2%3Cbool%3E"]

  [:lhs="f16";rhs="vec2%3Cf16%3E"]

  [:lhs="f16";rhs="vec2%3Cf32%3E"]

  [:lhs="f16";rhs="vec2%3Ci32%3E"]

  [:lhs="f16";rhs="vec2%3Cu32%3E"]

  [:lhs="f32";rhs="abstract-float"]

  [:lhs="f32";rhs="abstract-int"]
    expected: FAIL

  [:lhs="f32";rhs="bool"]

  [:lhs="f32";rhs="f16"]

  [:lhs="f32";rhs="f32"]

  [:lhs="f32";rhs="i32"]

  [:lhs="f32";rhs="u32"]

  [:lhs="f32";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="f32";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="f32";rhs="vec2%3Cbool%3E"]

  [:lhs="f32";rhs="vec2%3Cf16%3E"]

  [:lhs="f32";rhs="vec2%3Cf32%3E"]

  [:lhs="f32";rhs="vec2%3Ci32%3E"]

  [:lhs="f32";rhs="vec2%3Cu32%3E"]

  [:lhs="i32";rhs="abstract-float"]

  [:lhs="i32";rhs="abstract-int"]

  [:lhs="i32";rhs="bool"]

  [:lhs="i32";rhs="f16"]

  [:lhs="i32";rhs="f32"]

  [:lhs="i32";rhs="i32"]

  [:lhs="i32";rhs="u32"]

  [:lhs="i32";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="i32";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="i32";rhs="vec2%3Cbool%3E"]

  [:lhs="i32";rhs="vec2%3Cf16%3E"]

  [:lhs="i32";rhs="vec2%3Cf32%3E"]

  [:lhs="i32";rhs="vec2%3Ci32%3E"]

  [:lhs="i32";rhs="vec2%3Cu32%3E"]

  [:lhs="u32";rhs="abstract-float"]

  [:lhs="u32";rhs="abstract-int"]
    expected: FAIL

  [:lhs="u32";rhs="bool"]

  [:lhs="u32";rhs="f16"]

  [:lhs="u32";rhs="f32"]

  [:lhs="u32";rhs="i32"]

  [:lhs="u32";rhs="u32"]

  [:lhs="u32";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="u32";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="u32";rhs="vec2%3Cbool%3E"]

  [:lhs="u32";rhs="vec2%3Cf16%3E"]

  [:lhs="u32";rhs="vec2%3Cf32%3E"]

  [:lhs="u32";rhs="vec2%3Ci32%3E"]

  [:lhs="u32";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="abstract-float"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-float%3E";rhs="bool"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="f16"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="f32"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="i32"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="u32"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cabstract-float%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="abstract-float"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-int%3E";rhs="abstract-int"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="bool"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="f16"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="f32"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-int%3E";rhs="i32"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="u32"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cabstract-float%3E"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cf32%3E"]
    expected: FAIL

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cabstract-int%3E";rhs="vec2%3Cu32%3E"]
    expected: FAIL

  [:lhs="vec2%3Cbool%3E";rhs="abstract-float"]

  [:lhs="vec2%3Cbool%3E";rhs="abstract-int"]

  [:lhs="vec2%3Cbool%3E";rhs="bool"]

  [:lhs="vec2%3Cbool%3E";rhs="f16"]

  [:lhs="vec2%3Cbool%3E";rhs="f32"]

  [:lhs="vec2%3Cbool%3E";rhs="i32"]

  [:lhs="vec2%3Cbool%3E";rhs="u32"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cbool%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="abstract-float"]

  [:lhs="vec2%3Cf16%3E";rhs="abstract-int"]

  [:lhs="vec2%3Cf16%3E";rhs="bool"]

  [:lhs="vec2%3Cf16%3E";rhs="f16"]

  [:lhs="vec2%3Cf16%3E";rhs="f32"]

  [:lhs="vec2%3Cf16%3E";rhs="i32"]

  [:lhs="vec2%3Cf16%3E";rhs="u32"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cf16%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="abstract-float"]

  [:lhs="vec2%3Cf32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec2%3Cf32%3E";rhs="bool"]

  [:lhs="vec2%3Cf32%3E";rhs="f16"]

  [:lhs="vec2%3Cf32%3E";rhs="f32"]

  [:lhs="vec2%3Cf32%3E";rhs="i32"]

  [:lhs="vec2%3Cf32%3E";rhs="u32"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cf32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="abstract-float"]

  [:lhs="vec2%3Ci32%3E";rhs="abstract-int"]

  [:lhs="vec2%3Ci32%3E";rhs="bool"]

  [:lhs="vec2%3Ci32%3E";rhs="f16"]

  [:lhs="vec2%3Ci32%3E";rhs="f32"]

  [:lhs="vec2%3Ci32%3E";rhs="i32"]

  [:lhs="vec2%3Ci32%3E";rhs="u32"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Ci32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="abstract-float"]

  [:lhs="vec2%3Cu32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec2%3Cu32%3E";rhs="bool"]

  [:lhs="vec2%3Cu32%3E";rhs="f16"]

  [:lhs="vec2%3Cu32%3E";rhs="f32"]

  [:lhs="vec2%3Cu32%3E";rhs="i32"]

  [:lhs="vec2%3Cu32%3E";rhs="u32"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cabstract-int%3E"]
    expected: FAIL

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec2%3Cu32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="abstract-float"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec3%3Cabstract-float%3E";rhs="bool"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="f16"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="f32"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="i32"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="u32"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cabstract-float%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="abstract-float"]
    expected: FAIL

  [:lhs="vec3%3Cabstract-int%3E";rhs="abstract-int"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="bool"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="f16"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="f32"]
    expected: FAIL

  [:lhs="vec3%3Cabstract-int%3E";rhs="i32"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="u32"]
    expected: FAIL

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cabstract-int%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="abstract-float"]

  [:lhs="vec3%3Cbool%3E";rhs="abstract-int"]

  [:lhs="vec3%3Cbool%3E";rhs="bool"]

  [:lhs="vec3%3Cbool%3E";rhs="f16"]

  [:lhs="vec3%3Cbool%3E";rhs="f32"]

  [:lhs="vec3%3Cbool%3E";rhs="i32"]

  [:lhs="vec3%3Cbool%3E";rhs="u32"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cbool%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="abstract-float"]

  [:lhs="vec3%3Cf16%3E";rhs="abstract-int"]

  [:lhs="vec3%3Cf16%3E";rhs="bool"]

  [:lhs="vec3%3Cf16%3E";rhs="f16"]

  [:lhs="vec3%3Cf16%3E";rhs="f32"]

  [:lhs="vec3%3Cf16%3E";rhs="i32"]

  [:lhs="vec3%3Cf16%3E";rhs="u32"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cf16%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="abstract-float"]

  [:lhs="vec3%3Cf32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec3%3Cf32%3E";rhs="bool"]

  [:lhs="vec3%3Cf32%3E";rhs="f16"]

  [:lhs="vec3%3Cf32%3E";rhs="f32"]

  [:lhs="vec3%3Cf32%3E";rhs="i32"]

  [:lhs="vec3%3Cf32%3E";rhs="u32"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cf32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="abstract-float"]

  [:lhs="vec3%3Ci32%3E";rhs="abstract-int"]

  [:lhs="vec3%3Ci32%3E";rhs="bool"]

  [:lhs="vec3%3Ci32%3E";rhs="f16"]

  [:lhs="vec3%3Ci32%3E";rhs="f32"]

  [:lhs="vec3%3Ci32%3E";rhs="i32"]

  [:lhs="vec3%3Ci32%3E";rhs="u32"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Ci32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="abstract-float"]

  [:lhs="vec3%3Cu32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec3%3Cu32%3E";rhs="bool"]

  [:lhs="vec3%3Cu32%3E";rhs="f16"]

  [:lhs="vec3%3Cu32%3E";rhs="f32"]

  [:lhs="vec3%3Cu32%3E";rhs="i32"]

  [:lhs="vec3%3Cu32%3E";rhs="u32"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec3%3Cu32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="abstract-float"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec4%3Cabstract-float%3E";rhs="bool"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="f16"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="f32"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="i32"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="u32"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cabstract-float%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="abstract-float"]
    expected: FAIL

  [:lhs="vec4%3Cabstract-int%3E";rhs="abstract-int"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="bool"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="f16"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="f32"]
    expected: FAIL

  [:lhs="vec4%3Cabstract-int%3E";rhs="i32"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="u32"]
    expected: FAIL

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cabstract-int%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="abstract-float"]

  [:lhs="vec4%3Cbool%3E";rhs="abstract-int"]

  [:lhs="vec4%3Cbool%3E";rhs="bool"]

  [:lhs="vec4%3Cbool%3E";rhs="f16"]

  [:lhs="vec4%3Cbool%3E";rhs="f32"]

  [:lhs="vec4%3Cbool%3E";rhs="i32"]

  [:lhs="vec4%3Cbool%3E";rhs="u32"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cbool%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="abstract-float"]

  [:lhs="vec4%3Cf16%3E";rhs="abstract-int"]

  [:lhs="vec4%3Cf16%3E";rhs="bool"]

  [:lhs="vec4%3Cf16%3E";rhs="f16"]

  [:lhs="vec4%3Cf16%3E";rhs="f32"]

  [:lhs="vec4%3Cf16%3E";rhs="i32"]

  [:lhs="vec4%3Cf16%3E";rhs="u32"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cf16%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="abstract-float"]

  [:lhs="vec4%3Cf32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec4%3Cf32%3E";rhs="bool"]

  [:lhs="vec4%3Cf32%3E";rhs="f16"]

  [:lhs="vec4%3Cf32%3E";rhs="f32"]

  [:lhs="vec4%3Cf32%3E";rhs="i32"]

  [:lhs="vec4%3Cf32%3E";rhs="u32"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cf32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="abstract-float"]

  [:lhs="vec4%3Ci32%3E";rhs="abstract-int"]

  [:lhs="vec4%3Ci32%3E";rhs="bool"]

  [:lhs="vec4%3Ci32%3E";rhs="f16"]

  [:lhs="vec4%3Ci32%3E";rhs="f32"]

  [:lhs="vec4%3Ci32%3E";rhs="i32"]

  [:lhs="vec4%3Ci32%3E";rhs="u32"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Ci32%3E";rhs="vec2%3Cu32%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="abstract-float"]

  [:lhs="vec4%3Cu32%3E";rhs="abstract-int"]
    expected: FAIL

  [:lhs="vec4%3Cu32%3E";rhs="bool"]

  [:lhs="vec4%3Cu32%3E";rhs="f16"]

  [:lhs="vec4%3Cu32%3E";rhs="f32"]

  [:lhs="vec4%3Cu32%3E";rhs="i32"]

  [:lhs="vec4%3Cu32%3E";rhs="u32"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cabstract-float%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cabstract-int%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cbool%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cf16%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cf32%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Ci32%3E"]

  [:lhs="vec4%3Cu32%3E";rhs="vec2%3Cu32%3E"]


[cts.https.html?q=webgpu:shader,validation,expression,binary,div_rem:scalar_vector_out_of_range:*]
  implementation-status: backlog
  [:op="div";lhs="f16";rhs="f16"]

  [:op="div";lhs="f32";rhs="f32"]
    expected: FAIL

  [:op="div";lhs="i32";rhs="i32"]
    expected: FAIL

  [:op="div";lhs="u32";rhs="u32"]
    expected: FAIL

  [:op="div";lhs="vec2%3Cf16%3E";rhs="f16"]

  [:op="div";lhs="vec2%3Cf16%3E";rhs="vec2%3Cf16%3E"]

  [:op="div";lhs="vec2%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="div";lhs="vec2%3Cf32%3E";rhs="vec2%3Cf32%3E"]
    expected: FAIL

  [:op="div";lhs="vec2%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="div";lhs="vec2%3Ci32%3E";rhs="vec2%3Ci32%3E"]
    expected: FAIL

  [:op="div";lhs="vec2%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="div";lhs="vec2%3Cu32%3E";rhs="vec2%3Cu32%3E"]
    expected: FAIL

  [:op="div";lhs="vec3%3Cf16%3E";rhs="f16"]

  [:op="div";lhs="vec3%3Cf16%3E";rhs="vec3%3Cf16%3E"]

  [:op="div";lhs="vec3%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="div";lhs="vec3%3Cf32%3E";rhs="vec3%3Cf32%3E"]
    expected: FAIL

  [:op="div";lhs="vec3%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="div";lhs="vec3%3Ci32%3E";rhs="vec3%3Ci32%3E"]
    expected: FAIL

  [:op="div";lhs="vec3%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="div";lhs="vec3%3Cu32%3E";rhs="vec3%3Cu32%3E"]
    expected: FAIL

  [:op="div";lhs="vec4%3Cf16%3E";rhs="f16"]

  [:op="div";lhs="vec4%3Cf16%3E";rhs="vec4%3Cf16%3E"]

  [:op="div";lhs="vec4%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="div";lhs="vec4%3Cf32%3E";rhs="vec4%3Cf32%3E"]
    expected: FAIL

  [:op="div";lhs="vec4%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="div";lhs="vec4%3Ci32%3E";rhs="vec4%3Ci32%3E"]
    expected: FAIL

  [:op="div";lhs="vec4%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="div";lhs="vec4%3Cu32%3E";rhs="vec4%3Cu32%3E"]
    expected: FAIL

  [:op="rem";lhs="f16";rhs="f16"]

  [:op="rem";lhs="f32";rhs="f32"]
    expected: FAIL

  [:op="rem";lhs="i32";rhs="i32"]
    expected: FAIL

  [:op="rem";lhs="u32";rhs="u32"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Cf16%3E";rhs="f16"]

  [:op="rem";lhs="vec2%3Cf16%3E";rhs="vec2%3Cf16%3E"]

  [:op="rem";lhs="vec2%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Cf32%3E";rhs="vec2%3Cf32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Ci32%3E";rhs="vec2%3Ci32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="rem";lhs="vec2%3Cu32%3E";rhs="vec2%3Cu32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Cf16%3E";rhs="f16"]

  [:op="rem";lhs="vec3%3Cf16%3E";rhs="vec3%3Cf16%3E"]

  [:op="rem";lhs="vec3%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Cf32%3E";rhs="vec3%3Cf32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Ci32%3E";rhs="vec3%3Ci32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="rem";lhs="vec3%3Cu32%3E";rhs="vec3%3Cu32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Cf16%3E";rhs="f16"]

  [:op="rem";lhs="vec4%3Cf16%3E";rhs="vec4%3Cf16%3E"]

  [:op="rem";lhs="vec4%3Cf32%3E";rhs="f32"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Cf32%3E";rhs="vec4%3Cf32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Ci32%3E";rhs="i32"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Ci32%3E";rhs="vec4%3Ci32%3E"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Cu32%3E";rhs="u32"]
    expected: FAIL

  [:op="rem";lhs="vec4%3Cu32%3E";rhs="vec4%3Cu32%3E"]
    expected: FAIL
