

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            classic
Device target:       xc7k160tfbg484-1
Report date:         Wed Aug 08 16:40:42 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:         1195
LUT:           4075
FF:            2074
DSP:              7
BRAM:             0
SRL:             65
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.082
CP achieved post-implementation:    8.458
Timing met
