{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463157256669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463157256670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 19:34:16 2016 " "Processing started: Fri May 13 19:34:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463157256670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463157256670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463157256670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463157257134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRT-Behavioral " "Found design unit 1: CRT-Behavioral" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157258184 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRT " "Found entity 1: CRT" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157258184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463157258184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-synt " "Found design unit 1: vga-synt" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157258191 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463157258191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463157258191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CRT " "Elaborating entity \"CRT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463157258335 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PXLOUT2 CRT.vhd(45) " "VHDL Signal Declaration warning at CRT.vhd(45): used implicit default value for signal \"PXLOUT2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463157258339 "|CRT"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TEST CRT.vhd(73) " "VHDL Signal Declaration warning at CRT.vhd(73): used implicit default value for signal \"TEST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1463157258340 "|CRT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sOdd CRT.vhd(161) " "Verilog HDL or VHDL warning at CRT.vhd(161): object \"sOdd\" assigned a value but never read" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463157258341 "|CRT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snarrow CRT.vhd(162) " "Verilog HDL or VHDL warning at CRT.vhd(162): object \"snarrow\" assigned a value but never read" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463157258341 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenend CRT.vhd(542) " "Inferred latch for \"screenend\" at CRT.vhd(542)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157258365 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EOT CRT.vhd(481) " "Inferred latch for \"EOT\" at CRT.vhd(481)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 481 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157258365 "|CRT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sEOT2 CRT.vhd(478) " "Inferred latch for \"sEOT2\" at CRT.vhd(478)" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463157258365 "|CRT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga1 " "Elaborating entity \"vga\" for hierarchy \"vga:vga1\"" {  } { { "CRT.vhd" "vga1" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258450 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "vga:vga1\|hcount_rtl_0 11 " "Inferred lpm_counter megafunction (LPM_WIDTH=11) from the following logic: \"vga:vga1\|hcount_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258890 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "addrrow_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"addrrow_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258890 ""} { "Info" "IOPT_LPM_COUNTER_INFERRED" "row_rtl_0 8 " "Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"row_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258890 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463157258890 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "vga:vga1\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"vga:vga1\|Add1\"" {  } { { "vga.vhd" "Add1" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258891 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "vga:vga1\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"vga:vga1\|Add2\"" {  } { { "vga.vhd" "Add2" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258891 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "Add3" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258891 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "CRT.vhd" "Add0" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 425 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258891 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1463157258891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_counter:hcount_rtl_0 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_counter:hcount_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_counter:hcount_rtl_0 " "Instantiated megafunction \"vga:vga1\|lpm_counter:hcount_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258979 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157258979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157258998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:addrrow_rtl_0 " "Instantiated megafunction \"lpm_counter:addrrow_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157258998 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157258998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 367 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\] lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:oflow_node lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:result_node lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|look_add:look_ahead_unit lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_add_sub:add_sub\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:addrrow_rtl_0\|lpm_constant:scdw lpm_counter:addrrow_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:addrrow_rtl_0\|lpm_constant:scdw\", which is child of megafunction instantiation \"lpm_counter:addrrow_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 387 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:row_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:row_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157259244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:row_rtl_0 " "Instantiated megafunction \"lpm_counter:row_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259245 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157259245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157259257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_add_sub:Add1 " "Instantiated megafunction \"vga:vga1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259257 ""}  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157259257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[1\] vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[1\]\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[0\] vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|addcore:adder\[0\]\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|look_add:look_ahead_unit vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:vga1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs vga:vga1\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"vga:vga1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 114 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:vga1\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"vga:vga1\|lpm_add_sub:Add2\"" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157259296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:vga1\|lpm_add_sub:Add2 " "Instantiated megafunction \"vga:vga1\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259297 ""}  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157259297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157259313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259313 ""}  } { { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157259313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259323 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\] lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|altshift:result_ext_latency_ffs lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "e:/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 425 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157259353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259353 ""}  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 425 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463157259353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|addcore:adder\[1\] lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 425 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add0\|altshift:result_ext_latency_ffs lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 425 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463157259382 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1463157259682 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1463157259682 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 121 -1 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } } { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 126 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463157259708 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PXLOUT2 GND " "Pin \"PXLOUT2\" is stuck at GND" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463157260577 "|CRT|PXLOUT2"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEST GND " "Pin \"TEST\" is stuck at GND" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463157260577 "|CRT|TEST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463157260577 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S3240_2 " "No output dependent on input pin \"S3240_2\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463157264677 "|CRT|S3240_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1463157264677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463157264679 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463157264679 ""} { "Info" "ICUT_CUT_TM_MCELLS" "156 " "Implemented 156 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1463157264679 ""} { "Info" "ICUT_CUT_TM_SEXPS" "64 " "Implemented 64 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1463157264679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463157264679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463157264875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 19:34:24 2016 " "Processing ended: Fri May 13 19:34:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463157264875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463157264875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463157264875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463157264875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463157266458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463157266459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 19:34:25 2016 " "Processing started: Fri May 13 19:34:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463157266459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463157266459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CRT -c CRT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CRT -c CRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463157266459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463157266619 ""}
{ "Info" "0" "" "Project  = CRT" {  } {  } 0 0 "Project  = CRT" 0 0 "Fitter" 0 0 1463157266621 ""}
{ "Info" "0" "" "Revision = CRT" {  } {  } 0 0 "Revision = CRT" 0 0 "Fitter" 0 0 1463157266621 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1463157266701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CRT EPM7160SLC84-10 " "Selected device EPM7160SLC84-10 for design \"CRT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463157266709 ""}
{ "Error" "EF7K_UNABLE_TO_PACK_LABS" "" "Can't pack LABs" {  } {  } 0 163103 "Can't pack LABs" 0 0 "Fitter" 0 -1 1463157268761 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|enbusO~5 " "Can't place node \"vga:vga1\|enbusO~5\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 25 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268762 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|dataO~18 " "Can't place node \"vga:vga1\|dataO~18\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 14 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268762 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|dataO~25 " "Can't place node \"vga:vga1\|dataO~25\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 14 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268762 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|Equal1~7 " "Can't place node \"vga:vga1\|Equal1~7\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 282 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268762 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|Equal2~43 " "Can't place node \"vga:vga1\|Equal2~43\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 283 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268762 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell Busreq~7 " "Can't place node \"Busreq~7\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 69 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|csyncO~11 " "Can't place node \"vga:vga1\|csyncO~11\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 17 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_io TEST " "Can't place node \"TEST\" of type max_io" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 73 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell pxlshft " "Can't place node \"pxlshft\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 134 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell process_0~11 " "Can't place node \"process_0~11\" of type max_mcell" {  } {  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell istext " "Can't place node \"istext\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 121 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell sRVUP " "Can't place node \"sRVUP\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 157 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell start " "Can't place node \"start\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 128 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268763 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[7\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[7\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268764 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[6\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[6\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[5\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[5\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[4\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[4\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[9\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[9\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[8\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[8\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[5\] " "Can't place node \"vga:vga1\|vcount\[5\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[4\] " "Can't place node \"vga:vga1\|vcount\[4\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[3\] " "Can't place node \"vga:vga1\|vcount\[3\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[0\] " "Can't place node \"vga:vga1\|vcount\[0\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[2\] " "Can't place node \"vga:vga1\|vcount\[2\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268765 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[1\] " "Can't place node \"vga:vga1\|vcount\[1\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[8\] " "Can't place node \"vga:vga1\|vcount\[8\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[6\] " "Can't place node \"vga:vga1\|vcount\[6\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vcount\[7\] " "Can't place node \"vga:vga1\|vcount\[7\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 109 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[3\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[3\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[2\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[2\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[1\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[1\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[0\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[0\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[10\] " "Can't place node \"vga:vga1\|lpm_counter:hcount_rtl_0\|dffs\[10\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell rowcnt~34 " "Can't place node \"rowcnt~34\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 125 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~76 " "Can't place node \"addrcol~76\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell rowcnt~56 " "Can't place node \"rowcnt~56\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 125 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell bitcnt\[2\] " "Can't place node \"bitcnt\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268766 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell bitcnt\[1\] " "Can't place node \"bitcnt\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell bitcnt\[0\] " "Can't place node \"bitcnt\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|hsync~14 " "Can't place node \"vga:vga1\|hsync~14\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 33 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|hsync " "Can't place node \"vga:vga1\|hsync\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 33 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|Selector0~45 " "Can't place node \"vga:vga1\|Selector0~45\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 250 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|Selector0~55 " "Can't place node \"vga:vga1\|Selector0~55\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 250 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|vsync " "Can't place node \"vga:vga1\|vsync\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 33 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[7\] " "Can't place node \"vga:vga1\|copcnt\[7\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[6\] " "Can't place node \"vga:vga1\|copcnt\[6\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[1\] " "Can't place node \"vga:vga1\|copcnt\[1\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[0\] " "Can't place node \"vga:vga1\|copcnt\[0\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[5\] " "Can't place node \"vga:vga1\|copcnt\[5\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[4\] " "Can't place node \"vga:vga1\|copcnt\[4\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[3\] " "Can't place node \"vga:vga1\|copcnt\[3\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268767 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|copcnt\[2\] " "Can't place node \"vga:vga1\|copcnt\[2\]\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~84 " "Can't place node \"addrcol~84\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~97 " "Can't place node \"addrcol~97\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|Equal2~46 " "Can't place node \"vga:vga1\|Equal2~46\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 283 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~113 " "Can't place node \"addrcol~113\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~119 " "Can't place node \"addrcol~119\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~125 " "Can't place node \"addrcol~125\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~141 " "Can't place node \"addrcol~141\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~158 " "Can't place node \"addrcol~158\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~175 " "Can't place node \"addrcol~175\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~191 " "Can't place node \"addrcol~191\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~200 " "Can't place node \"addrcol~200\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~206 " "Can't place node \"addrcol~206\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~209 " "Can't place node \"addrcol~209\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268768 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~213 " "Can't place node \"addrcol~213\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrrow~24 " "Can't place node \"addrrow~24\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 132 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell addrcol~228 " "Can't place node \"addrcol~228\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 131 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell pxl~38 " "Can't place node \"pxl~38\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 159 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell pxl " "Can't place node \"pxl\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 159 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell SKIP " "Can't place node \"SKIP\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 154 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell zerocnt\[2\] " "Can't place node \"zerocnt\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell zerocnt~20 " "Can't place node \"zerocnt~20\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 124 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell isgraph~8 " "Can't place node \"isgraph~8\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell zerocnt\[1\] " "Can't place node \"zerocnt\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell zerocnt\[0\] " "Can't place node \"zerocnt\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell redo " "Can't place node \"redo\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 126 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell isgraph " "Can't place node \"isgraph\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 122 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[9\] " "Can't place node \"col\[9\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268769 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[6\] " "Can't place node \"col\[6\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[8\] " "Can't place node \"col\[8\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[7\] " "Can't place node \"col\[7\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[6\]~4 " "Can't place node \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[6\]~4\" of type max_mcell" {  } { { "a_csnbuffer.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[0\] " "Can't place node \"staddr\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[1\] " "Can't place node \"staddr\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[2\] " "Can't place node \"staddr\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[3\] " "Can't place node \"staddr\[3\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[4\] " "Can't place node \"staddr\[4\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[5\] " "Can't place node \"staddr\[5\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268770 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[6\] " "Can't place node \"staddr\[6\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell staddr\[7\] " "Can't place node \"staddr\[7\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[7\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[7\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell rowcnt~68 " "Can't place node \"rowcnt~68\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 125 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[6\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[6\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[5\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[5\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[4\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[4\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[3\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[3\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[2\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[2\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[1\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[1\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[0\] " "Can't place node \"byteval\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268771 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[1\] " "Can't place node \"byteval\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[3\] " "Can't place node \"byteval\[3\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[2\] " "Can't place node \"byteval\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[4\] " "Can't place node \"byteval\[4\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[5\] " "Can't place node \"byteval\[5\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[7\] " "Can't place node \"byteval\[7\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell byteval\[6\] " "Can't place node \"byteval\[6\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell RECOUNT " "Can't place node \"RECOUNT\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 155 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[5\] " "Can't place node \"col\[5\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[4\] " "Can't place node \"col\[4\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[3\] " "Can't place node \"col\[3\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[2\] " "Can't place node \"col\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[1\] " "Can't place node \"col\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268772 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell col\[0\] " "Can't place node \"col\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell lpm_counter:row_rtl_0\|dffs\[0\] " "Can't place node \"lpm_counter:row_rtl_0\|dffs\[0\]\" of type max_mcell" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[0\] " "Can't place node \"DATANEXT\[0\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[1\] " "Can't place node \"DATANEXT\[1\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[3\] " "Can't place node \"DATANEXT\[3\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[2\] " "Can't place node \"DATANEXT\[2\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[4\] " "Can't place node \"DATANEXT\[4\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[5\] " "Can't place node \"DATANEXT\[5\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[7\] " "Can't place node \"DATANEXT\[7\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell DATANEXT\[6\] " "Can't place node \"DATANEXT\[6\]\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 397 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|enbusO~1 " "Can't place node \"vga:vga1\|enbusO~1\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 25 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell EOT~13 " "Can't place node \"EOT~13\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 153 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell screenend~14 " "Can't place node \"screenend~14\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 127 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268773 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell screenend~24 " "Can't place node \"screenend~24\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 127 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268774 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell sEOT2~15 " "Can't place node \"sEOT2~15\" of type max_mcell" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 161 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268774 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell ~GND~1 " "Can't place node \"~GND~1\" of type max_mcell" {  } {  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268774 ""}
{ "Error" "EF7K_MUX_CANT_PLACE" "max_mcell vga:vga1\|LessThan28~9sexp1bal " "Can't place node \"vga:vga1\|LessThan28~9sexp1bal\" of type max_mcell" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 291 -1 0 } }  } 0 163104 "Can't place node \"%2!s!\" of type %1!s!" 0 0 "Fitter" 0 -1 1463157268774 ""}
{ "Error" "EF7K_FIT_FAIL" "" "Cannot find fit." {  } {  } 0 163000 "Cannot find fit." 0 0 "Fitter" 0 -1 1463157268777 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 132 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 132 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463157269175 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 13 19:34:29 2016 " "Processing ended: Fri May 13 19:34:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463157269175 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463157269175 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463157269175 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463157269175 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 134 s 11 s " "Quartus II Full Compilation was unsuccessful. 134 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463157269890 ""}
