

================================================================
== Vitis HLS Report for 'greedy_potential_reduce'
================================================================
* Date:           Tue Feb 24 22:01:59 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_232_1  |        ?|        ?|         ?|          -|          -|  1 ~ 5000|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [gp.cpp:232]   --->   Operation 8 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2" [gp.cpp:230]   --->   Operation 13 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1" [gp.cpp:230]   --->   Operation 14 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln232 = store i13 0, i13 %iter" [gp.cpp:232]   --->   Operation 15 'store' 'store_ln232' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln232 = br void %for.body" [gp.cpp:232]   --->   Operation 16 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ret = call i128 @find_best_move, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:235]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 18 [1/2] (2.70ns)   --->   "%call_ret = call i128 @find_best_move, i32 %k1_read, i32 %k2_read, i32 %M_rows, i32 %M_t, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3, i32 %M_t_capacity" [gp.cpp:235]   --->   Operation 18 'call' 'call_ret' <Predicate = true> <Delay = 2.70> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln236)   --->   "%best = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 19 'extractvalue' 'best' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r1 = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 20 'extractvalue' 'r1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r2 = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 21 'extractvalue' 'r2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sign = extractvalue i128 %call_ret" [gp.cpp:235]   --->   Operation 22 'extractvalue' 'sign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln236)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %best, i32 1, i32 31" [gp.cpp:236]   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln236 = icmp_slt  i31 %tmp, i31 1" [gp.cpp:236]   --->   Operation 24 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%iter_2 = load i13 %iter" [gp.cpp:232]   --->   Operation 25 'load' 'iter_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln233 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5000, i64 2500" [gp.cpp:233]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gp.cpp:232]   --->   Operation 27 'specloopname' 'specloopname_ln232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (2.13ns)   --->   "%iter_3 = add i13 %iter_2, i13 1" [gp.cpp:232]   --->   Operation 28 'add' 'iter_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (1.61ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %if.end, void %cleanup" [gp.cpp:236]   --->   Operation 29 'br' 'br_ln236' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [gp.cpp:118->gp.cpp:237]   --->   Operation 30 'load' 'M_t_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %M_t_load" [gp.cpp:118->gp.cpp:237]   --->   Operation 31 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%M_t_capacity_load = load i32 %M_t_capacity" [gp.cpp:118->gp.cpp:237]   --->   Operation 32 'load' 'M_t_capacity_load' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.70ns)   --->   "%icmp_ln118 = icmp_slt  i32 %M_t_load, i32 %M_t_capacity_load" [gp.cpp:118->gp.cpp:237]   --->   Operation 33 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln236)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %_ZL14reduction_moveR6Matrixiii.exit, void %if.end.i" [gp.cpp:118->gp.cpp:237]   --->   Operation 34 'br' 'br_ln118' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%M_cols_load = load i32 %M_cols" [gp.cpp:119->gp.cpp:237]   --->   Operation 35 'load' 'M_cols_load' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.70ns)   --->   "%new_col = add i32 %M_cols_load, i32 %M_t_load" [gp.cpp:119->gp.cpp:237]   --->   Operation 36 'add' 'new_col' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %new_col" [gp.cpp:119->gp.cpp:237]   --->   Operation 37 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %new_col, i32 2, i32 16" [gp.cpp:119->gp.cpp:237]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [gp.cpp:120->gp.cpp:237]   --->   Operation 39 'load' 'M_rows_load' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %M_rows_load" [gp.cpp:120->gp.cpp:237]   --->   Operation 40 'trunc' 'trunc_ln120' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.11ns)   --->   "%new_row = add i9 %trunc_ln120, i9 %trunc_ln118" [gp.cpp:120->gp.cpp:237]   --->   Operation 41 'add' 'new_row' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %r1" [gp.cpp:121->gp.cpp:237]   --->   Operation 42 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln121, i6 0" [gp.cpp:121->gp.cpp:237]   --->   Operation 43 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln121_1 = trunc i32 %r1" [gp.cpp:121->gp.cpp:237]   --->   Operation 44 'trunc' 'trunc_ln121_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln121_1, i4 0" [gp.cpp:121->gp.cpp:237]   --->   Operation 45 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.14ns)   --->   "%add_ln121_1 = add i15 %p_shl, i15 %p_shl1" [gp.cpp:121->gp.cpp:237]   --->   Operation 46 'add' 'add_ln121_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.14ns)   --->   "%add_ln121 = add i15 %add_ln121_1, i15 %lshr_ln" [gp.cpp:121->gp.cpp:237]   --->   Operation 47 'add' 'add_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %add_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 48 'zext' 'zext_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 49 'getelementptr' 'M_e_0_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 50 'getelementptr' 'M_e_1_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 51 'getelementptr' 'M_e_2_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:237]   --->   Operation 52 'getelementptr' 'M_e_3_addr' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.70ns)   --->   "%icmp_ln122 = icmp_eq  i32 %sign, i32 1" [gp.cpp:122->gp.cpp:237]   --->   Operation 53 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns)   --->   "%select_ln122 = select i1 %icmp_ln122, i32 1, i32 4294967295" [gp.cpp:122->gp.cpp:237]   --->   Operation 54 'select' 'select_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i32 %r2" [gp.cpp:122->gp.cpp:237]   --->   Operation 55 'trunc' 'trunc_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln122, i6 0" [gp.cpp:122->gp.cpp:237]   --->   Operation 56 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = trunc i32 %r2" [gp.cpp:122->gp.cpp:237]   --->   Operation 57 'trunc' 'trunc_ln122_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln122_1, i4 0" [gp.cpp:122->gp.cpp:237]   --->   Operation 58 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.14ns)   --->   "%add_ln122_1 = add i15 %p_shl2, i15 %p_shl3" [gp.cpp:122->gp.cpp:237]   --->   Operation 59 'add' 'add_ln122_1' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (2.14ns)   --->   "%add_ln122 = add i15 %add_ln122_1, i15 %lshr_ln" [gp.cpp:122->gp.cpp:237]   --->   Operation 60 'add' 'add_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i15 %add_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 61 'zext' 'zext_ln122' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%M_e_0_addr_2 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 62 'getelementptr' 'M_e_0_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%M_e_1_addr_2 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 63 'getelementptr' 'M_e_1_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%M_e_2_addr_2 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 64 'getelementptr' 'M_e_2_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%M_e_3_addr_2 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln122" [gp.cpp:122->gp.cpp:237]   --->   Operation 65 'getelementptr' 'M_e_3_addr_2' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.58ns)   --->   "%switch_ln121 = switch i2 %trunc_ln119, void %arrayidx125.i.case.3, i2 0, void %arrayidx125.i.case.0, i2 1, void %arrayidx125.i.case.1, i2 2, void %arrayidx125.i.case.2" [gp.cpp:121->gp.cpp:237]   --->   Operation 66 'switch' 'switch_ln121' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 1.58>
ST_4 : Operation 67 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_2_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 67 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 68 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_1_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 68 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 69 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_0_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 69 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 70 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_3_addr" [gp.cpp:121->gp.cpp:237]   --->   Operation 70 'store' 'store_ln121' <Predicate = (!icmp_ln236 & icmp_ln118 & trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 71 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_2_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 71 'store' 'store_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 72 'br' 'br_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_1_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 73 'store' 'store_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 74 'br' 'br_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_0_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 75 'store' 'store_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 76 'br' 'br_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_3_addr_2" [gp.cpp:122->gp.cpp:237]   --->   Operation 77 'store' 'store_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:237]   --->   Operation 78 'br' 'br_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.70ns)   --->   "%cmp34_i = icmp_ne  i32 %sign, i32 4294967295" [gp.cpp:235]   --->   Operation 79 'icmp' 'cmp34_i' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.70ns)   --->   "%add_ln136 = add i32 %M_t_load, i32 1" [gp.cpp:136->gp.cpp:237]   --->   Operation 80 'add' 'add_ln136' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln136 = store i32 %add_ln136, i32 %M_t" [gp.cpp:136->gp.cpp:237]   --->   Operation 81 'store' 'store_ln136' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0" [gp.cpp:133->gp.cpp:237]   --->   Operation 82 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %new_row, i4 0" [gp.cpp:133->gp.cpp:237]   --->   Operation 83 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %tmp_3" [gp.cpp:124->gp.cpp:237]   --->   Operation 84 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.14ns)   --->   "%add_ln124 = add i15 %tmp_2, i15 %zext_ln124" [gp.cpp:124->gp.cpp:237]   --->   Operation 85 'add' 'add_ln124' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (4.29ns)   --->   "%call_ln119 = call void @greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %add_ln121_1, i15 %add_ln122_1, i15 %add_ln124, i1 %icmp_ln122, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:237]   --->   Operation 86 'call' 'call_ln119' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.11>
ST_7 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln119 = call void @greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %add_ln121_1, i15 %add_ln122_1, i15 %add_ln124, i1 %icmp_ln122, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:237]   --->   Operation 87 'call' 'call_ln119' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln137 = br void %_ZL14reduction_moveR6Matrixiii.exit" [gp.cpp:137->gp.cpp:237]   --->   Operation 88 'br' 'br_ln137' <Predicate = (!icmp_ln236 & icmp_ln118)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.61ns)   --->   "%br_ln238 = br void %cleanup" [gp.cpp:238]   --->   Operation 89 'br' 'br_ln238' <Predicate = (!icmp_ln236)> <Delay = 1.61>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_cond13)   --->   "%cleanup_dest_slot_0 = phi i1 1, void %_ZL14reduction_moveR6Matrixiii.exit, i1 0, void %for.body"   --->   Operation 90 'phi' 'cleanup_dest_slot_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (2.13ns)   --->   "%icmp_ln232 = icmp_ult  i13 %iter_3, i13 5000" [gp.cpp:232]   --->   Operation 91 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond13 = and i1 %cleanup_dest_slot_0, i1 %icmp_ln232" [gp.cpp:232]   --->   Operation 92 'and' 'or_cond13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.61ns)   --->   "%store_ln232 = store i13 %iter_3, i13 %iter" [gp.cpp:232]   --->   Operation 93 'store' 'store_ln232' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %or_cond13, void %for.end, void %for.body" [gp.cpp:232]   --->   Operation 94 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln239 = ret" [gp.cpp:239]   --->   Operation 95 'ret' 'ret_ln239' <Predicate = (!or_cond13)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation 13 bit ('iter', gp.cpp:232) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln232', gp.cpp:232) of constant 0 on local variable 'iter', gp.cpp:232 [18]  (1.610 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.369ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret', gp.cpp:235) to 'find_best_move' [24]  (2.702 ns)
	'icmp' operation 1 bit ('icmp_ln236', gp.cpp:236) [30]  (2.667 ns)

 <State 4>: 6.996ns
The critical path consists of the following:
	'load' operation 32 bit ('M_t_load', gp.cpp:118->gp.cpp:237) on static variable 'M_t' [34]  (0.000 ns)
	'add' operation 32 bit ('new_col', gp.cpp:119->gp.cpp:237) [41]  (2.702 ns)
	'add' operation 15 bit ('add_ln121', gp.cpp:121->gp.cpp:237) [52]  (2.142 ns)
	'getelementptr' operation 15 bit ('M_e_3_addr', gp.cpp:121->gp.cpp:237) [57]  (0.000 ns)
	'store' operation 0 bit ('store_ln121', gp.cpp:121->gp.cpp:237) of constant 1 on array 'M_e_3' [85]  (2.152 ns)

 <State 5>: 2.702ns
The critical path consists of the following:
	'icmp' operation 1 bit ('cmp34_i', gp.cpp:235) [89]  (2.702 ns)

 <State 6>: 6.436ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln124', gp.cpp:124->gp.cpp:237) [93]  (2.142 ns)
	'call' operation 0 bit ('call_ln119', gp.cpp:119->gp.cpp:237) to 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' [94]  (4.294 ns)

 <State 7>: 3.112ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln232', gp.cpp:232) [102]  (2.134 ns)
	'and' operation 1 bit ('or_cond13', gp.cpp:232) [103]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
