
i2c_neo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000051a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  0000051a  000005ae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000005e  00800064  00800064  000005b2  2**0
                  ALLOC
  3 .stab         00001e6c  00000000  00000000  000005b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001114  00000000  00000000  00002420  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00003534  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00000000 <__vectors>:
   0:	0e c0       	rjmp	.+28     	; 0x1e <__ctors_end>
   2:	28 c0       	rjmp	.+80     	; 0x54 <__bad_interrupt>
   4:	27 c0       	rjmp	.+78     	; 0x54 <__bad_interrupt>
   6:	26 c0       	rjmp	.+76     	; 0x54 <__bad_interrupt>
   8:	25 c0       	rjmp	.+74     	; 0x54 <__bad_interrupt>
   a:	24 c0       	rjmp	.+72     	; 0x54 <__bad_interrupt>
   c:	23 c0       	rjmp	.+70     	; 0x54 <__bad_interrupt>
   e:	22 c0       	rjmp	.+68     	; 0x54 <__bad_interrupt>
  10:	21 c0       	rjmp	.+66     	; 0x54 <__bad_interrupt>
  12:	20 c0       	rjmp	.+64     	; 0x54 <__bad_interrupt>
  14:	1f c0       	rjmp	.+62     	; 0x54 <__bad_interrupt>
  16:	1e c0       	rjmp	.+60     	; 0x54 <__bad_interrupt>
  18:	1d c0       	rjmp	.+58     	; 0x54 <__bad_interrupt>
  1a:	64 c0       	rjmp	.+200    	; 0xe4 <__vector_13>
  1c:	8e c0       	rjmp	.+284    	; 0x13a <__vector_14>

0000001e <__ctors_end>:
  1e:	11 24       	eor	r1, r1
  20:	1f be       	out	0x3f, r1	; 63
  22:	cf e5       	ldi	r28, 0x5F	; 95
  24:	d2 e0       	ldi	r29, 0x02	; 2
  26:	de bf       	out	0x3e, r29	; 62
  28:	cd bf       	out	0x3d, r28	; 61

0000002a <__do_copy_data>:
  2a:	10 e0       	ldi	r17, 0x00	; 0
  2c:	a0 e6       	ldi	r26, 0x60	; 96
  2e:	b0 e0       	ldi	r27, 0x00	; 0
  30:	ea e1       	ldi	r30, 0x1A	; 26
  32:	f5 e0       	ldi	r31, 0x05	; 5
  34:	02 c0       	rjmp	.+4      	; 0x3a <__do_copy_data+0x10>
  36:	05 90       	lpm	r0, Z+
  38:	0d 92       	st	X+, r0
  3a:	a4 36       	cpi	r26, 0x64	; 100
  3c:	b1 07       	cpc	r27, r17
  3e:	d9 f7       	brne	.-10     	; 0x36 <__do_copy_data+0xc>

00000040 <__do_clear_bss>:
  40:	10 e0       	ldi	r17, 0x00	; 0
  42:	a4 e6       	ldi	r26, 0x64	; 100
  44:	b0 e0       	ldi	r27, 0x00	; 0
  46:	01 c0       	rjmp	.+2      	; 0x4a <.do_clear_bss_start>

00000048 <.do_clear_bss_loop>:
  48:	1d 92       	st	X+, r1

0000004a <.do_clear_bss_start>:
  4a:	a2 3c       	cpi	r26, 0xC2	; 194
  4c:	b1 07       	cpc	r27, r17
  4e:	e1 f7       	brne	.-8      	; 0x48 <.do_clear_bss_loop>
  50:	af d1       	rcall	.+862    	; 0x3b0 <main>
  52:	61 c2       	rjmp	.+1218   	; 0x516 <_exit>

00000054 <__bad_interrupt>:
  54:	d5 cf       	rjmp	.-86     	; 0x0 <__vectors>

00000056 <usiTwiSlaveInit>:
void
usiTwiSlaveInit(
  uint8_t address
)
{
	slaveAddress = address;
  56:	80 93 c1 00 	sts	0x00C1, r24

	twi_stopped = 1;
  5a:	81 e0       	ldi	r24, 0x01	; 1
  5c:	90 e0       	ldi	r25, 0x00	; 0
  5e:	90 93 bd 00 	sts	0x00BD, r25
  62:	80 93 bc 00 	sts	0x00BC, r24
void
flushTwiBuffers(
  void
)
{
  rxTail = 0;
  66:	10 92 77 00 	sts	0x0077, r1
  rxHead = 0;
  6a:	10 92 78 00 	sts	0x0078, r1
  txTail = 0;
  6e:	10 92 65 00 	sts	0x0065, r1
  txHead = 0;
  72:	10 92 66 00 	sts	0x0066, r1
  // low when a start condition is detected or a counter overflow (only
  // for USIWM1, USIWM0 = 11).  This inserts a wait state.  SCL is released
  // by the ISRs (USI_START_vect and USI_OVERFLOW_vect).

  // Set SCL and SDA as output
  DDR_USI |= ( 1 << PORT_USI_SCL ) | ( 1 << PORT_USI_SDA );
  76:	87 b3       	in	r24, 0x17	; 23
  78:	85 60       	ori	r24, 0x05	; 5
  7a:	87 bb       	out	0x17, r24	; 23

  // set SCL high
  PORT_USI |= ( 1 << PORT_USI_SCL );
  7c:	c2 9a       	sbi	0x18, 2	; 24

  // set SDA high
  PORT_USI |= ( 1 << PORT_USI_SDA );
  7e:	c0 9a       	sbi	0x18, 0	; 24

  // Set SDA as input
  DDR_USI &= ~( 1 << PORT_USI_SDA );
  80:	b8 98       	cbi	0x17, 0	; 23

  USICR =
  82:	88 ea       	ldi	r24, 0xA8	; 168
  84:	8d b9       	out	0x0d, r24	; 13
       // no toggle clock-port pin
       ( 0 << USITC );

  // clear all interrupt flags and reset overflow counter

  USISR = ( 1 << USI_START_COND_INT ) | ( 1 << USIOIF ) | ( 1 << USIPF ) | ( 1 << USIDC );
  86:	80 ef       	ldi	r24, 0xF0	; 240
  88:	8e b9       	out	0x0e, r24	; 14
  8a:	08 95       	ret

0000008c <usiTwiTransmitByte>:
{

  uint8_t tmphead;

  // calculate buffer index
  tmphead = ( txHead + 1 ) & TWI_TX_BUFFER_MASK;
  8c:	20 91 66 00 	lds	r18, 0x0066
  90:	2f 5f       	subi	r18, 0xFF	; 255
  92:	2f 70       	andi	r18, 0x0F	; 15

  // wait for free space in buffer
  while ( tmphead == txTail );
  94:	90 91 65 00 	lds	r25, 0x0065
  98:	29 17       	cp	r18, r25
  9a:	e1 f3       	breq	.-8      	; 0x94 <usiTwiTransmitByte+0x8>

  // store data in buffer
  txBuf[ tmphead ] = data;
  9c:	e2 2f       	mov	r30, r18
  9e:	f0 e0       	ldi	r31, 0x00	; 0
  a0:	e9 59       	subi	r30, 0x99	; 153
  a2:	ff 4f       	sbci	r31, 0xFF	; 255
  a4:	80 83       	st	Z, r24

  // store new index
  txHead = tmphead;
  a6:	20 93 66 00 	sts	0x0066, r18
  aa:	08 95       	ret

000000ac <usiTwiReceiveByte>:
  void
)
{

  // wait for Rx data
  while ( rxHead == rxTail );
  ac:	90 91 78 00 	lds	r25, 0x0078
  b0:	80 91 77 00 	lds	r24, 0x0077
  b4:	98 17       	cp	r25, r24
  b6:	d1 f3       	breq	.-12     	; 0xac <usiTwiReceiveByte>

  // calculate buffer index
  rxTail = ( rxTail + 1 ) & TWI_RX_BUFFER_MASK;
  b8:	80 91 77 00 	lds	r24, 0x0077
  bc:	8f 5f       	subi	r24, 0xFF	; 255
  be:	8f 70       	andi	r24, 0x0F	; 15
  c0:	80 93 77 00 	sts	0x0077, r24

  // return data from the buffer.
  return rxBuf[ rxTail ];
  c4:	e0 91 77 00 	lds	r30, 0x0077
  c8:	f0 e0       	ldi	r31, 0x00	; 0
  ca:	e7 58       	subi	r30, 0x87	; 135
  cc:	ff 4f       	sbci	r31, 0xFF	; 255

} // end usiTwiReceiveByte
  ce:	80 81       	ld	r24, Z
  d0:	08 95       	ret

000000d2 <usiTwiDataInReceiveBuffer>:
  void
)
{

  // return 0 (false) if the receive buffer is empty
  return rxHead != rxTail;
  d2:	20 91 78 00 	lds	r18, 0x0078
  d6:	90 91 77 00 	lds	r25, 0x0077
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	29 13       	cpse	r18, r25

} // end usiTwiDataInReceiveBuffer
  de:	08 95       	ret
  void
)
{

  // return 0 (false) if the receive buffer is empty
  return rxHead != rxTail;
  e0:	80 e0       	ldi	r24, 0x00	; 0

} // end usiTwiDataInReceiveBuffer
  e2:	08 95       	ret

000000e4 <__vector_13>:
                            USI Start Condition ISR

********************************************************************************/

ISR( USI_START_VECTOR )
{
  e4:	1f 92       	push	r1
  e6:	0f 92       	push	r0
  e8:	0f b6       	in	r0, 0x3f	; 63
  ea:	0f 92       	push	r0
  ec:	11 24       	eor	r1, r1
  ee:	8f 93       	push	r24
  f0:	9f 93       	push	r25
	twi_stopped = 0;
  f2:	10 92 bd 00 	sts	0x00BD, r1
  f6:	10 92 bc 00 	sts	0x00BC, r1

  // set default starting conditions for new TWI package
  overflowState = USI_SLAVE_CHECK_ADDRESS;
  fa:	10 92 ba 00 	sts	0x00BA, r1
  fe:	10 92 b9 00 	sts	0x00B9, r1

  // set SDA as input
  DDR_USI &= ~( 1 << PORT_USI_SDA );
 102:	b8 98       	cbi	0x17, 0	; 23
  // wait for SCL to go low to ensure the Start Condition has completed (the
  // start detector will hold SCL low ) - if a Stop Condition arises then leave
  // the interrupt to prevent waiting forever - don't use USISR to test for Stop
  // Condition as in Application Note AVR312 because the Stop Condition Flag is
  // going to be set from the last TWI sequence
  while (
 104:	02 c0       	rjmp	.+4      	; 0x10a <__vector_13+0x26>
       // SCL his high
       ( PIN_USI & ( 1 << PIN_USI_SCL ) ) &&
 106:	b0 99       	sbic	0x16, 0	; 22
 108:	02 c0       	rjmp	.+4      	; 0x10e <__vector_13+0x2a>
  // wait for SCL to go low to ensure the Start Condition has completed (the
  // start detector will hold SCL low ) - if a Stop Condition arises then leave
  // the interrupt to prevent waiting forever - don't use USISR to test for Stop
  // Condition as in Application Note AVR312 because the Stop Condition Flag is
  // going to be set from the last TWI sequence
  while (
 10a:	b2 99       	sbic	0x16, 2	; 22
 10c:	fc cf       	rjmp	.-8      	; 0x106 <__vector_13+0x22>
       // and SDA is low
       !( ( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
  );


  if ( !( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
 10e:	b0 9b       	sbis	0x16, 0	; 22
 110:	11 c0       	rjmp	.+34     	; 0x134 <__vector_13+0x50>
  }
  else
  {

    // a Stop Condition did occur
    USICR =
 112:	88 ea       	ldi	r24, 0xA8	; 168
 114:	8d b9       	out	0x0d, r24	; 13
         // 4-Bit Counter Source = external, both edges
         ( 1 << USICS1 ) | ( 0 << USICS0 ) | ( 0 << USICLK ) |
         // no toggle clock-port pin
         ( 0 << USITC );

		twi_stopped = 1;
 116:	81 e0       	ldi	r24, 0x01	; 1
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	90 93 bd 00 	sts	0x00BD, r25
 11e:	80 93 bc 00 	sts	0x00BC, r24
  } // end if

  USISR =
 122:	80 ef       	ldi	r24, 0xF0	; 240
 124:	8e b9       	out	0x0e, r24	; 14
       // set USI to sample 8 bits (count 16 external SCL pin toggles)
       ( 0x0 << USICNT0);

	// debug
	// PORTB &= ~0x08;
} // end ISR( USI_START_VECTOR )
 126:	9f 91       	pop	r25
 128:	8f 91       	pop	r24
 12a:	0f 90       	pop	r0
 12c:	0f be       	out	0x3f, r0	; 63
 12e:	0f 90       	pop	r0
 130:	1f 90       	pop	r1
 132:	18 95       	reti
  if ( !( PIN_USI & ( 1 << PIN_USI_SDA ) ) )
  {

    // a Stop Condition did not occur

    USICR =
 134:	88 ef       	ldi	r24, 0xF8	; 248
 136:	8d b9       	out	0x0d, r24	; 13
 138:	f4 cf       	rjmp	.-24     	; 0x122 <__vector_13+0x3e>

0000013a <__vector_14>:
Only disabled when waiting for a new Start Condition.

********************************************************************************/

ISR( USI_OVERFLOW_VECTOR )
{
 13a:	1f 92       	push	r1
 13c:	0f 92       	push	r0
 13e:	0f b6       	in	r0, 0x3f	; 63
 140:	0f 92       	push	r0
 142:	11 24       	eor	r1, r1
 144:	8f 93       	push	r24
 146:	9f 93       	push	r25
 148:	af 93       	push	r26
 14a:	bf 93       	push	r27
 14c:	ef 93       	push	r30
 14e:	ff 93       	push	r31

  switch ( overflowState )
 150:	80 91 b9 00 	lds	r24, 0x00B9
 154:	90 91 ba 00 	lds	r25, 0x00BA
 158:	82 30       	cpi	r24, 0x02	; 2
 15a:	91 05       	cpc	r25, r1
 15c:	09 f4       	brne	.+2      	; 0x160 <__vector_14+0x26>
 15e:	7c c0       	rjmp	.+248    	; 0x258 <__vector_14+0x11e>
 160:	e0 f1       	brcs	.+120    	; 0x1da <__vector_14+0xa0>
 162:	84 30       	cpi	r24, 0x04	; 4
 164:	91 05       	cpc	r25, r1
 166:	09 f4       	brne	.+2      	; 0x16a <__vector_14+0x30>
 168:	59 c0       	rjmp	.+178    	; 0x21c <__vector_14+0xe2>
 16a:	08 f4       	brcc	.+2      	; 0x16e <__vector_14+0x34>
 16c:	89 c0       	rjmp	.+274    	; 0x280 <__stack+0x21>
 16e:	05 97       	sbiw	r24, 0x05	; 5
 170:	49 f5       	brne	.+82     	; 0x1c4 <__vector_14+0x8a>
    // copy data from USIDR and send ACK
    // next USI_SLAVE_REQUEST_DATA
    case USI_SLAVE_GET_DATA_AND_SEND_ACK:
      // put data into buffer
      // Not necessary, but prevents warnings
      rxHead = ( rxHead + 1 ) & TWI_RX_BUFFER_MASK;
 172:	80 91 78 00 	lds	r24, 0x0078
 176:	8f 5f       	subi	r24, 0xFF	; 255
 178:	8f 70       	andi	r24, 0x0F	; 15
 17a:	80 93 78 00 	sts	0x0078, r24
      rxBuf[ rxHead ] = USIDR;
 17e:	e0 91 78 00 	lds	r30, 0x0078
 182:	8f b1       	in	r24, 0x0f	; 15
 184:	f0 e0       	ldi	r31, 0x00	; 0
 186:	e7 58       	subi	r30, 0x87	; 135
 188:	ff 4f       	sbci	r31, 0xFF	; 255
 18a:	80 83       	st	Z, r24
			if(val_index < 3) {
 18c:	80 91 bb 00 	lds	r24, 0x00BB
 190:	83 30       	cpi	r24, 0x03	; 3
 192:	58 f4       	brcc	.+22     	; 0x1aa <__vector_14+0x70>
				// store 1st 3 values in color values array
				value[val_index] = rxBuf[rxHead];
 194:	a0 91 78 00 	lds	r26, 0x0078
 198:	e8 2f       	mov	r30, r24
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	e2 54       	subi	r30, 0x42	; 66
 19e:	ff 4f       	sbci	r31, 0xFF	; 255
 1a0:	b0 e0       	ldi	r27, 0x00	; 0
 1a2:	a7 58       	subi	r26, 0x87	; 135
 1a4:	bf 4f       	sbci	r27, 0xFF	; 255
 1a6:	9c 91       	ld	r25, X
 1a8:	90 83       	st	Z, r25
			}
			val_index++;
 1aa:	8f 5f       	subi	r24, 0xFF	; 255
 1ac:	80 93 bb 00 	sts	0x00BB, r24
      // next USI_SLAVE_REQUEST_DATA
      overflowState = USI_SLAVE_REQUEST_DATA;
 1b0:	84 e0       	ldi	r24, 0x04	; 4
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	90 93 ba 00 	sts	0x00BA, r25
 1b8:	80 93 b9 00 	sts	0x00B9, r24
      SET_USI_TO_SEND_ACK( );
 1bc:	1f b8       	out	0x0f, r1	; 15
 1be:	b8 9a       	sbi	0x17, 0	; 23
 1c0:	8e e7       	ldi	r24, 0x7E	; 126
 1c2:	8e b9       	out	0x0e, r24	; 14
      break;

  } // end switch

} // end ISR( USI_OVERFLOW_VECTOR )
 1c4:	ff 91       	pop	r31
 1c6:	ef 91       	pop	r30
 1c8:	bf 91       	pop	r27
 1ca:	af 91       	pop	r26
 1cc:	9f 91       	pop	r25
 1ce:	8f 91       	pop	r24
 1d0:	0f 90       	pop	r0
 1d2:	0f be       	out	0x3f, r0	; 63
 1d4:	0f 90       	pop	r0
 1d6:	1f 90       	pop	r1
 1d8:	18 95       	reti
********************************************************************************/

ISR( USI_OVERFLOW_VECTOR )
{

  switch ( overflowState )
 1da:	00 97       	sbiw	r24, 0x00	; 0
 1dc:	49 f1       	breq	.+82     	; 0x230 <__vector_14+0xf6>
 1de:	01 97       	sbiw	r24, 0x01	; 1
 1e0:	89 f7       	brne	.-30     	; 0x1c4 <__vector_14+0x8a>

    // copy data from buffer to USIDR and set USI to shift byte
    // next USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA
    case USI_SLAVE_SEND_DATA:
      // Get data from Buffer
      if ( txHead != txTail )
 1e2:	90 91 66 00 	lds	r25, 0x0066
 1e6:	80 91 65 00 	lds	r24, 0x0065
 1ea:	98 17       	cp	r25, r24
 1ec:	51 f1       	breq	.+84     	; 0x242 <__vector_14+0x108>
      {
        txTail = ( txTail + 1 ) & TWI_TX_BUFFER_MASK;
 1ee:	80 91 65 00 	lds	r24, 0x0065
 1f2:	8f 5f       	subi	r24, 0xFF	; 255
 1f4:	8f 70       	andi	r24, 0x0F	; 15
 1f6:	80 93 65 00 	sts	0x0065, r24
        USIDR = txBuf[ txTail ];
 1fa:	e0 91 65 00 	lds	r30, 0x0065
 1fe:	f0 e0       	ldi	r31, 0x00	; 0
 200:	e9 59       	subi	r30, 0x99	; 153
 202:	ff 4f       	sbci	r31, 0xFF	; 255
 204:	80 81       	ld	r24, Z
 206:	8f b9       	out	0x0f, r24	; 15
        // the buffer is empty
        SET_USI_TO_TWI_START_CONDITION_MODE( );
				twi_stopped = 1;
        return;
      } // end if
      overflowState = USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA;
 208:	82 e0       	ldi	r24, 0x02	; 2
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	90 93 ba 00 	sts	0x00BA, r25
 210:	80 93 b9 00 	sts	0x00B9, r24
      SET_USI_TO_SEND_DATA( );
 214:	b8 9a       	sbi	0x17, 0	; 23
 216:	80 e7       	ldi	r24, 0x70	; 112
 218:	8e b9       	out	0x0e, r24	; 14
      break;
 21a:	d4 cf       	rjmp	.-88     	; 0x1c4 <__vector_14+0x8a>
      break;

    // Master read data mode: set USI to sample data from master, next
    // USI_SLAVE_GET_DATA_AND_SEND_ACK
    case USI_SLAVE_REQUEST_DATA:
      overflowState = USI_SLAVE_GET_DATA_AND_SEND_ACK;
 21c:	85 e0       	ldi	r24, 0x05	; 5
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	90 93 ba 00 	sts	0x00BA, r25
 224:	80 93 b9 00 	sts	0x00B9, r24
      SET_USI_TO_READ_DATA( );
 228:	b8 98       	cbi	0x17, 0	; 23
 22a:	80 e7       	ldi	r24, 0x70	; 112
 22c:	8e b9       	out	0x0e, r24	; 14
      break;
 22e:	ca cf       	rjmp	.-108    	; 0x1c4 <__vector_14+0x8a>
  {

    // Address mode: check address and send ACK (and next USI_SLAVE_SEND_DATA) if OK,
    // else reset USI
    case USI_SLAVE_CHECK_ADDRESS:
      if ( ( USIDR == 0 ) || ( ( USIDR >> 1 ) == slaveAddress) ) {
 230:	8f b1       	in	r24, 0x0f	; 15
 232:	88 23       	and	r24, r24
 234:	e1 f0       	breq	.+56     	; 0x26e <__stack+0xf>
 236:	8f b1       	in	r24, 0x0f	; 15
 238:	86 95       	lsr	r24
 23a:	90 91 c1 00 	lds	r25, 0x00C1
 23e:	89 17       	cp	r24, r25
 240:	b1 f0       	breq	.+44     	; 0x26e <__stack+0xf>
        USIDR = txBuf[ txTail ];
      }
      else
      {
        // the buffer is empty
        SET_USI_TO_TWI_START_CONDITION_MODE( );
 242:	88 ea       	ldi	r24, 0xA8	; 168
 244:	8d b9       	out	0x0d, r24	; 13
 246:	80 e7       	ldi	r24, 0x70	; 112
 248:	8e b9       	out	0x0e, r24	; 14
				twi_stopped = 1;
 24a:	81 e0       	ldi	r24, 0x01	; 1
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	90 93 bd 00 	sts	0x00BD, r25
 252:	80 93 bc 00 	sts	0x00BC, r24
        return;
 256:	b6 cf       	rjmp	.-148    	; 0x1c4 <__vector_14+0x8a>
      break;

    // set USI to sample reply from master
    // next USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA
    case USI_SLAVE_REQUEST_REPLY_FROM_SEND_DATA:
      overflowState = USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA;
 258:	83 e0       	ldi	r24, 0x03	; 3
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	90 93 ba 00 	sts	0x00BA, r25
 260:	80 93 b9 00 	sts	0x00B9, r24
      SET_USI_TO_READ_ACK( );
 264:	b8 98       	cbi	0x17, 0	; 23
 266:	1f b8       	out	0x0f, r1	; 15
 268:	8e e7       	ldi	r24, 0x7E	; 126
 26a:	8e b9       	out	0x0e, r24	; 14
      break;
 26c:	ab cf       	rjmp	.-170    	; 0x1c4 <__vector_14+0x8a>
    // else reset USI
    case USI_SLAVE_CHECK_ADDRESS:
      if ( ( USIDR == 0 ) || ( ( USIDR >> 1 ) == slaveAddress) ) {
				// debug
				// PORTB |= 0x08;
				if ( USIDR & 0x01 ) {
 26e:	78 9b       	sbis	0x0f, 0	; 15
 270:	0c c0       	rjmp	.+24     	; 0x28a <__stack+0x2b>
					// Master is writing
          overflowState = USI_SLAVE_SEND_DATA;
 272:	81 e0       	ldi	r24, 0x01	; 1
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	90 93 ba 00 	sts	0x00BA, r25
 27a:	80 93 b9 00 	sts	0x00B9, r24
 27e:	9e cf       	rjmp	.-196    	; 0x1bc <__vector_14+0x82>
      break;

    // Master write data mode: check reply and goto USI_SLAVE_SEND_DATA if OK,
    // else reset USI
    case USI_SLAVE_CHECK_REPLY_FROM_SEND_DATA:
      if ( USIDR )
 280:	8f b1       	in	r24, 0x0f	; 15
 282:	88 23       	and	r24, r24
 284:	09 f4       	brne	.+2      	; 0x288 <__stack+0x29>
 286:	ad cf       	rjmp	.-166    	; 0x1e2 <__vector_14+0xa8>
 288:	dc cf       	rjmp	.-72     	; 0x242 <__vector_14+0x108>
				if ( USIDR & 0x01 ) {
					// Master is writing
          overflowState = USI_SLAVE_SEND_DATA;
        } else {
					// Master is reading
          overflowState = USI_SLAVE_REQUEST_DATA;
 28a:	84 e0       	ldi	r24, 0x04	; 4
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	90 93 ba 00 	sts	0x00BA, r25
 292:	80 93 b9 00 	sts	0x00B9, r24
					// prepare to receive color values, starting with red
					val_index = 0;
 296:	10 92 bb 00 	sts	0x00BB, r1
 29a:	90 cf       	rjmp	.-224    	; 0x1bc <__vector_14+0x82>

0000029c <ws2812_setleds>:
   ws2812_setleds_pin(ledarray,leds, _BV(ws2812_pin));
}

void inline ws2812_setleds_pin(struct cRGB *ledarray, uint16_t leds, uint8_t pinmask)
{
  ws2812_DDRREG |= pinmask; // Enable DDR
 29c:	bc 9a       	sbi	0x17, 4	; 23
  ws2812_sendarray_mask((uint8_t*)ledarray,leds+leds+leds,pinmask);
 29e:	9b 01       	movw	r18, r22
 2a0:	22 0f       	add	r18, r18
 2a2:	33 1f       	adc	r19, r19
 2a4:	26 0f       	add	r18, r22
 2a6:	37 1f       	adc	r19, r23
void inline ws2812_sendarray_mask(uint8_t *data,uint16_t datlen,uint8_t maskhi)
{
  uint8_t curbyte,ctr,masklo;
  uint8_t sreg_prev;
  
  masklo	=~maskhi&ws2812_PORTREG;
 2a8:	48 b3       	in	r20, 0x18	; 24
 2aa:	4f 7e       	andi	r20, 0xEF	; 239
  maskhi |=        ws2812_PORTREG;
 2ac:	58 b3       	in	r21, 0x18	; 24
 2ae:	50 61       	ori	r21, 0x10	; 16
  sreg_prev=SREG;
 2b0:	6f b7       	in	r22, 0x3f	; 63
  cli();  
 2b2:	f8 94       	cli

  while (datlen--) {
 2b4:	21 15       	cp	r18, r1
 2b6:	31 05       	cpc	r19, r1
 2b8:	89 f0       	breq	.+34     	; 0x2dc <loop29+0x18>
 2ba:	fc 01       	movw	r30, r24
 2bc:	82 0f       	add	r24, r18
 2be:	93 1f       	adc	r25, r19
    curbyte=*data++;
 2c0:	21 91       	ld	r18, Z+
    
    asm volatile(
 2c2:	38 e0       	ldi	r19, 0x08	; 8

000002c4 <loop29>:
 2c4:	58 bb       	out	0x18, r21	; 24
 2c6:	27 ff       	sbrs	r18, 7
 2c8:	48 bb       	out	0x18, r20	; 24
 2ca:	22 0f       	add	r18, r18
 2cc:	00 00       	nop
 2ce:	00 c0       	rjmp	.+0      	; 0x2d0 <loop29+0xc>
 2d0:	48 bb       	out	0x18, r20	; 24
 2d2:	3a 95       	dec	r19
 2d4:	b9 f7       	brne	.-18     	; 0x2c4 <loop29>
  masklo	=~maskhi&ws2812_PORTREG;
  maskhi |=        ws2812_PORTREG;
  sreg_prev=SREG;
  cli();  

  while (datlen--) {
 2d6:	e8 17       	cp	r30, r24
 2d8:	f9 07       	cpc	r31, r25
 2da:	91 f7       	brne	.-28     	; 0x2c0 <ws2812_setleds+0x24>
    :	"=&d" (ctr)
    :	"r" (curbyte), "I" (_SFR_IO_ADDR(ws2812_PORTREG)), "r" (maskhi), "r" (masklo)
    );
  }
  
  SREG=sreg_prev;
 2dc:	6f bf       	out	0x3f, r22	; 63
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2de:	85 e8       	ldi	r24, 0x85	; 133
 2e0:	8a 95       	dec	r24
 2e2:	f1 f7       	brne	.-4      	; 0x2e0 <loop29+0x1c>
 2e4:	00 00       	nop
 2e6:	08 95       	ret

000002e8 <ws2812_setleds_pin>:
   ws2812_setleds_pin(ledarray,leds, _BV(ws2812_pin));
}

void inline ws2812_setleds_pin(struct cRGB *ledarray, uint16_t leds, uint8_t pinmask)
{
  ws2812_DDRREG |= pinmask; // Enable DDR
 2e8:	27 b3       	in	r18, 0x17	; 23
 2ea:	24 2b       	or	r18, r20
 2ec:	27 bb       	out	0x17, r18	; 23
  ws2812_sendarray_mask((uint8_t*)ledarray,leds+leds+leds,pinmask);
 2ee:	9b 01       	movw	r18, r22
 2f0:	22 0f       	add	r18, r18
 2f2:	33 1f       	adc	r19, r19
 2f4:	26 0f       	add	r18, r22
 2f6:	37 1f       	adc	r19, r23
void inline ws2812_sendarray_mask(uint8_t *data,uint16_t datlen,uint8_t maskhi)
{
  uint8_t curbyte,ctr,masklo;
  uint8_t sreg_prev;
  
  masklo	=~maskhi&ws2812_PORTREG;
 2f8:	68 b3       	in	r22, 0x18	; 24
 2fa:	54 2f       	mov	r21, r20
 2fc:	50 95       	com	r21
 2fe:	56 23       	and	r21, r22
  maskhi |=        ws2812_PORTREG;
 300:	68 b3       	in	r22, 0x18	; 24
 302:	64 2b       	or	r22, r20
  sreg_prev=SREG;
 304:	4f b7       	in	r20, 0x3f	; 63
  cli();  
 306:	f8 94       	cli

  while (datlen--) {
 308:	21 15       	cp	r18, r1
 30a:	31 05       	cpc	r19, r1
 30c:	89 f0       	breq	.+34     	; 0x330 <loop76+0x18>
 30e:	fc 01       	movw	r30, r24
 310:	82 0f       	add	r24, r18
 312:	93 1f       	adc	r25, r19
    curbyte=*data++;
 314:	21 91       	ld	r18, Z+
    
    asm volatile(
 316:	38 e0       	ldi	r19, 0x08	; 8

00000318 <loop76>:
 318:	68 bb       	out	0x18, r22	; 24
 31a:	27 ff       	sbrs	r18, 7
 31c:	58 bb       	out	0x18, r21	; 24
 31e:	22 0f       	add	r18, r18
 320:	00 00       	nop
 322:	00 c0       	rjmp	.+0      	; 0x324 <loop76+0xc>
 324:	58 bb       	out	0x18, r21	; 24
 326:	3a 95       	dec	r19
 328:	b9 f7       	brne	.-18     	; 0x318 <loop76>
  masklo	=~maskhi&ws2812_PORTREG;
  maskhi |=        ws2812_PORTREG;
  sreg_prev=SREG;
  cli();  

  while (datlen--) {
 32a:	e8 17       	cp	r30, r24
 32c:	f9 07       	cpc	r31, r25
 32e:	91 f7       	brne	.-28     	; 0x314 <ws2812_setleds_pin+0x2c>
    :	"=&d" (ctr)
    :	"r" (curbyte), "I" (_SFR_IO_ADDR(ws2812_PORTREG)), "r" (maskhi), "r" (masklo)
    );
  }
  
  SREG=sreg_prev;
 330:	4f bf       	out	0x3f, r20	; 63
 332:	85 e8       	ldi	r24, 0x85	; 133
 334:	8a 95       	dec	r24
 336:	f1 f7       	brne	.-4      	; 0x334 <loop76+0x1c>
 338:	00 00       	nop
 33a:	08 95       	ret

0000033c <ws2812_sendarray>:
void inline ws2812_sendarray_mask(uint8_t *data,uint16_t datlen,uint8_t maskhi)
{
  uint8_t curbyte,ctr,masklo;
  uint8_t sreg_prev;
  
  masklo	=~maskhi&ws2812_PORTREG;
 33c:	28 b3       	in	r18, 0x18	; 24
 33e:	2f 7e       	andi	r18, 0xEF	; 239
  maskhi |=        ws2812_PORTREG;
 340:	38 b3       	in	r19, 0x18	; 24
 342:	30 61       	ori	r19, 0x10	; 16
  sreg_prev=SREG;
 344:	4f b7       	in	r20, 0x3f	; 63
  cli();  
 346:	f8 94       	cli

  while (datlen--) {
 348:	61 15       	cp	r22, r1
 34a:	71 05       	cpc	r23, r1
 34c:	89 f0       	breq	.+34     	; 0x370 <loop113+0x18>
 34e:	fc 01       	movw	r30, r24
 350:	68 0f       	add	r22, r24
 352:	79 1f       	adc	r23, r25
    curbyte=*data++;
 354:	81 91       	ld	r24, Z+
    
    asm volatile(
 356:	98 e0       	ldi	r25, 0x08	; 8

00000358 <loop113>:
 358:	38 bb       	out	0x18, r19	; 24
 35a:	87 ff       	sbrs	r24, 7
 35c:	28 bb       	out	0x18, r18	; 24
 35e:	88 0f       	add	r24, r24
 360:	00 00       	nop
 362:	00 c0       	rjmp	.+0      	; 0x364 <loop113+0xc>
 364:	28 bb       	out	0x18, r18	; 24
 366:	9a 95       	dec	r25
 368:	b9 f7       	brne	.-18     	; 0x358 <loop113>
  masklo	=~maskhi&ws2812_PORTREG;
  maskhi |=        ws2812_PORTREG;
  sreg_prev=SREG;
  cli();  

  while (datlen--) {
 36a:	e6 17       	cp	r30, r22
 36c:	f7 07       	cpc	r31, r23
 36e:	91 f7       	brne	.-28     	; 0x354 <ws2812_sendarray+0x18>
    :	"=&d" (ctr)
    :	"r" (curbyte), "I" (_SFR_IO_ADDR(ws2812_PORTREG)), "r" (maskhi), "r" (masklo)
    );
  }
  
  SREG=sreg_prev;
 370:	4f bf       	out	0x3f, r20	; 63
 372:	08 95       	ret

00000374 <ws2812_sendarray_mask>:
 374:	38 b3       	in	r19, 0x18	; 24
 376:	24 2f       	mov	r18, r20
 378:	20 95       	com	r18
 37a:	23 23       	and	r18, r19
 37c:	38 b3       	in	r19, 0x18	; 24
 37e:	34 2b       	or	r19, r20
 380:	4f b7       	in	r20, 0x3f	; 63
 382:	f8 94       	cli
 384:	61 15       	cp	r22, r1
 386:	71 05       	cpc	r23, r1
 388:	89 f0       	breq	.+34     	; 0x3ac <loop144+0x18>
 38a:	fc 01       	movw	r30, r24
 38c:	68 0f       	add	r22, r24
 38e:	79 1f       	adc	r23, r25
 390:	81 91       	ld	r24, Z+
 392:	98 e0       	ldi	r25, 0x08	; 8

00000394 <loop144>:
 394:	38 bb       	out	0x18, r19	; 24
 396:	87 ff       	sbrs	r24, 7
 398:	28 bb       	out	0x18, r18	; 24
 39a:	88 0f       	add	r24, r24
 39c:	00 00       	nop
 39e:	00 c0       	rjmp	.+0      	; 0x3a0 <loop144+0xc>
 3a0:	28 bb       	out	0x18, r18	; 24
 3a2:	9a 95       	dec	r25
 3a4:	b9 f7       	brne	.-18     	; 0x394 <loop144>
 3a6:	e6 17       	cp	r30, r22
 3a8:	f7 07       	cpc	r31, r23
 3aa:	91 f7       	brne	.-28     	; 0x390 <ws2812_sendarray_mask+0x1c>
 3ac:	4f bf       	out	0x3f, r20	; 63
 3ae:	08 95       	ret

000003b0 <main>:
{
  unsigned char temp;
	uint8_t i;
	uint8_t displayed = 0;  // have we displayed new values yet?

  DDRB  = RED_PIN | GRN_PIN | BLU_PIN; // Set to output
 3b0:	8a e1       	ldi	r24, 0x1A	; 26
 3b2:	87 bb       	out	0x17, r24	; 23
  PORTB = RED_PIN | GRN_PIN | BLU_PIN; // Startup pattern
 3b4:	88 bb       	out	0x18, r24	; 24
  // DDRB  = GRN_PIN; // Set to output
  // PORTB = GRN_PIN; // Startup pattern
  // DDRB |= 0x08; // debug

	for(val_index = 0; val_index < 3; val_index++) {
		value[val_index] = 0;
 3b6:	10 92 be 00 	sts	0x00BE, r1
 3ba:	10 92 c0 00 	sts	0x00C0, r1
	}
	value[1] = 15;
 3be:	8f e0       	ldi	r24, 0x0F	; 15
 3c0:	80 93 bf 00 	sts	0x00BF, r24
	val_index = 0;
 3c4:	10 92 bb 00 	sts	0x00BB, r1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3c8:	2f ef       	ldi	r18, 0xFF	; 255
 3ca:	34 e3       	ldi	r19, 0x34	; 52
 3cc:	8c e0       	ldi	r24, 0x0C	; 12
 3ce:	21 50       	subi	r18, 0x01	; 1
 3d0:	30 40       	sbci	r19, 0x00	; 0
 3d2:	80 40       	sbci	r24, 0x00	; 0
 3d4:	e1 f7       	brne	.-8      	; 0x3ce <main+0x1e>
 3d6:	00 c0       	rjmp	.+0      	; 0x3d8 <main+0x28>
 3d8:	00 00       	nop
 3da:	c9 e8       	ldi	r28, 0x89	; 137
 3dc:	d0 e0       	ldi	r29, 0x00	; 0
 3de:	aa e8       	ldi	r26, 0x8A	; 138
 3e0:	b0 e0       	ldi	r27, 0x00	; 0
 3e2:	eb e8       	ldi	r30, 0x8B	; 139
 3e4:	f0 e0       	ldi	r31, 0x00	; 0

	// init to Bears colors - alternating blue and white
	_delay_ms(500); // wait until neo-pixels power up
	for(i = 0; i < NUM_PIXELS; i++) {
 3e6:	20 e0       	ldi	r18, 0x00	; 0
		if(i % 2) {
			pixels[i].g = 0;
			pixels[i].r = 0;
			pixels[i].b = 20;
		} else {
			pixels[i].g = 15;
 3e8:	3f e0       	ldi	r19, 0x0F	; 15
	_delay_ms(500); // wait until neo-pixels power up
	for(i = 0; i < NUM_PIXELS; i++) {
		if(i % 2) {
			pixels[i].g = 0;
			pixels[i].r = 0;
			pixels[i].b = 20;
 3ea:	44 e1       	ldi	r20, 0x14	; 20
 3ec:	09 c0       	rjmp	.+18     	; 0x400 <main+0x50>

	// init to Bears colors - alternating blue and white
	_delay_ms(500); // wait until neo-pixels power up
	for(i = 0; i < NUM_PIXELS; i++) {
		if(i % 2) {
			pixels[i].g = 0;
 3ee:	18 82       	st	Y, r1
			pixels[i].r = 0;
 3f0:	1c 92       	st	X, r1
			pixels[i].b = 20;
 3f2:	40 83       	st	Z, r20
	value[1] = 15;
	val_index = 0;

	// init to Bears colors - alternating blue and white
	_delay_ms(500); // wait until neo-pixels power up
	for(i = 0; i < NUM_PIXELS; i++) {
 3f4:	2f 5f       	subi	r18, 0xFF	; 255
 3f6:	23 96       	adiw	r28, 0x03	; 3
 3f8:	13 96       	adiw	r26, 0x03	; 3
 3fa:	33 96       	adiw	r30, 0x03	; 3
 3fc:	20 31       	cpi	r18, 0x10	; 16
 3fe:	59 f0       	breq	.+22     	; 0x416 <main+0x66>
		if(i % 2) {
 400:	20 fd       	sbrc	r18, 0
 402:	f5 cf       	rjmp	.-22     	; 0x3ee <main+0x3e>
			pixels[i].g = 0;
			pixels[i].r = 0;
			pixels[i].b = 20;
		} else {
			pixels[i].g = 15;
 404:	38 83       	st	Y, r19
			pixels[i].r = 15;
 406:	3c 93       	st	X, r19
			pixels[i].b = 15;
 408:	30 83       	st	Z, r19
	value[1] = 15;
	val_index = 0;

	// init to Bears colors - alternating blue and white
	_delay_ms(500); // wait until neo-pixels power up
	for(i = 0; i < NUM_PIXELS; i++) {
 40a:	2f 5f       	subi	r18, 0xFF	; 255
 40c:	23 96       	adiw	r28, 0x03	; 3
 40e:	13 96       	adiw	r26, 0x03	; 3
 410:	33 96       	adiw	r30, 0x03	; 3
 412:	20 31       	cpi	r18, 0x10	; 16
 414:	a9 f7       	brne	.-22     	; 0x400 <main+0x50>
			pixels[i].g = 15;
			pixels[i].r = 15;
			pixels[i].b = 15;
		}
	}
	ws2812_setleds(pixels, NUM_PIXELS);
 416:	60 e1       	ldi	r22, 0x10	; 16
 418:	70 e0       	ldi	r23, 0x00	; 0
 41a:	89 e8       	ldi	r24, 0x89	; 137
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	3e df       	rcall	.-388    	; 0x29c <ws2812_setleds>
 420:	9f ef       	ldi	r25, 0xFF	; 255
 422:	20 e7       	ldi	r18, 0x70	; 112
 424:	32 e0       	ldi	r19, 0x02	; 2
 426:	91 50       	subi	r25, 0x01	; 1
 428:	20 40       	sbci	r18, 0x00	; 0
 42a:	30 40       	sbci	r19, 0x00	; 0
 42c:	e1 f7       	brne	.-8      	; 0x426 <main+0x76>
 42e:	00 c0       	rjmp	.+0      	; 0x430 <main+0x80>
 430:	00 00       	nop
	_delay_ms(100);

	// do it again
	ws2812_setleds(pixels, NUM_PIXELS);
 432:	60 e1       	ldi	r22, 0x10	; 16
 434:	70 e0       	ldi	r23, 0x00	; 0
 436:	89 e8       	ldi	r24, 0x89	; 137
 438:	90 e0       	ldi	r25, 0x00	; 0
 43a:	30 df       	rcall	.-416    	; 0x29c <ws2812_setleds>
 43c:	8f ef       	ldi	r24, 0xFF	; 255
 43e:	94 e3       	ldi	r25, 0x34	; 52
 440:	2c e0       	ldi	r18, 0x0C	; 12
 442:	81 50       	subi	r24, 0x01	; 1
 444:	90 40       	sbci	r25, 0x00	; 0
 446:	20 40       	sbci	r18, 0x00	; 0
 448:	e1 f7       	brne	.-8      	; 0x442 <main+0x92>
 44a:	00 c0       	rjmp	.+0      	; 0x44c <main+0x9c>
 44c:	00 00       	nop
	_delay_ms(500);

  usiTwiSlaveInit(TWI_slaveAddress);
 44e:	80 91 63 00 	lds	r24, 0x0063
 452:	01 de       	rcall	.-1022   	; 0x56 <usiTwiSlaveInit>

  // __enable_interrupt();
	sei();
 454:	78 94       	sei
// __C_task void main( void )
int main( void )
{
  unsigned char temp;
	uint8_t i;
	uint8_t displayed = 0;  // have we displayed new values yet?
 456:	c0 e0       	ldi	r28, 0x00	; 0

  // This loop runs forever. If the TWI Transceiver is busy the execution will just continue doing other operations.
  for(;;)
  {

    if( usiTwiDataInReceiveBuffer() )
 458:	3c de       	rcall	.-904    	; 0xd2 <usiTwiDataInReceiveBuffer>
 45a:	81 11       	cpse	r24, r1
 45c:	34 c0       	rjmp	.+104    	; 0x4c6 <main+0x116>
				*/
        // usiTwiTransmitByte(temp);
    }

		// wait for whole message
		if(!displayed && (val_index >= 3)) {
 45e:	cc 23       	and	r28, r28
 460:	99 f1       	breq	.+102    	; 0x4c8 <main+0x118>
 462:	c1 e0       	ldi	r28, 0x01	; 1
 464:	ae eb       	ldi	r26, 0xBE	; 190
 466:	b0 e0       	ldi	r27, 0x00	; 0
 468:	e0 e6       	ldi	r30, 0x60	; 96
 46a:	f0 e0       	ldi	r31, 0x00	; 0
			// if(i != 1) continue;
			if(i == 2) {
				// skip blue, that's where neo-pixel is
				continue;
			}
			if(count >= value[i]) {
 46c:	9d 91       	ld	r25, X+
 46e:	80 91 64 00 	lds	r24, 0x0064
 472:	89 17       	cp	r24, r25
 474:	08 f4       	brcc	.+2      	; 0x478 <main+0xc8>
 476:	47 c0       	rjmp	.+142    	; 0x506 <main+0x156>
				// turn led off
				PORTB |= pins[i];
 478:	88 b3       	in	r24, 0x18	; 24
 47a:	90 81       	ld	r25, Z
 47c:	89 2b       	or	r24, r25
 47e:	88 bb       	out	0x18, r24	; 24
 480:	31 96       	adiw	r30, 0x01	; 1
    // Do something else while waiting for the TWI transceiver to complete.
    // __no_operation(); // Put own code here.
		// if 
		for(i = 0; i < 3; i++) {
			// if(i != 1) continue;
			if(i == 2) {
 482:	80 e0       	ldi	r24, 0x00	; 0
 484:	a0 3c       	cpi	r26, 0xC0	; 192
 486:	b8 07       	cpc	r27, r24
 488:	89 f7       	brne	.-30     	; 0x46c <main+0xbc>
			} else {
				// turn led on
				PORTB &= ~pins[i];
			}
		}
		count++;
 48a:	80 91 64 00 	lds	r24, 0x0064
 48e:	8f 5f       	subi	r24, 0xFF	; 255
 490:	80 93 64 00 	sts	0x0064, r24
		if(count == 0) {
 494:	81 11       	cpse	r24, r1
 496:	e0 cf       	rjmp	.-64     	; 0x458 <main+0xa8>
				// if(i != 1) continue;
				if(i == 2) {
					// skip blue, that's where neo-pixel is
					continue;
				}
				if(value[i] != 0) {
 498:	80 91 be 00 	lds	r24, 0x00BE
 49c:	88 23       	and	r24, r24
 49e:	31 f0       	breq	.+12     	; 0x4ac <main+0xfc>
					// turn led on
					PORTB &= ~pins[i];
 4a0:	98 b3       	in	r25, 0x18	; 24
 4a2:	80 91 60 00 	lds	r24, 0x0060
 4a6:	80 95       	com	r24
 4a8:	89 23       	and	r24, r25
 4aa:	88 bb       	out	0x18, r24	; 24
				// if(i != 1) continue;
				if(i == 2) {
					// skip blue, that's where neo-pixel is
					continue;
				}
				if(value[i] != 0) {
 4ac:	80 91 bf 00 	lds	r24, 0x00BF
 4b0:	88 23       	and	r24, r24
 4b2:	91 f2       	breq	.-92     	; 0x458 <main+0xa8>
					// turn led on
					PORTB &= ~pins[i];
 4b4:	98 b3       	in	r25, 0x18	; 24
 4b6:	80 91 61 00 	lds	r24, 0x0061
 4ba:	80 95       	com	r24
 4bc:	89 23       	and	r24, r25
 4be:	88 bb       	out	0x18, r24	; 24

  // This loop runs forever. If the TWI Transceiver is busy the execution will just continue doing other operations.
  for(;;)
  {

    if( usiTwiDataInReceiveBuffer() )
 4c0:	08 de       	rcall	.-1008   	; 0xd2 <usiTwiDataInReceiveBuffer>
 4c2:	88 23       	and	r24, r24
 4c4:	61 f2       	breq	.-104    	; 0x45e <main+0xae>
    {
        temp = usiTwiReceiveByte();
 4c6:	f2 dd       	rcall	.-1052   	; 0xac <usiTwiReceiveByte>
				*/
        // usiTwiTransmitByte(temp);
    }

		// wait for whole message
		if(!displayed && (val_index >= 3)) {
 4c8:	80 91 bb 00 	lds	r24, 0x00BB
 4cc:	83 30       	cpi	r24, 0x03	; 3
 4ce:	08 f1       	brcs	.+66     	; 0x512 <main+0x162>
 4d0:	20 91 bf 00 	lds	r18, 0x00BF
 4d4:	90 91 be 00 	lds	r25, 0x00BE
 4d8:	80 91 c0 00 	lds	r24, 0x00C0
 4dc:	eb e8       	ldi	r30, 0x8B	; 139
 4de:	f0 e0       	ldi	r31, 0x00	; 0
 4e0:	df 01       	movw	r26, r30
 4e2:	12 97       	sbiw	r26, 0x02	; 2
			for(i = 0; i < NUM_PIXELS; i++) {
				pixels[i].g = value[1];
 4e4:	2c 93       	st	X, r18
 4e6:	df 01       	movw	r26, r30
 4e8:	11 97       	sbiw	r26, 0x01	; 1
				pixels[i].r = value[0];
 4ea:	9c 93       	st	X, r25
				pixels[i].b = value[2];
 4ec:	80 83       	st	Z, r24
 4ee:	33 96       	adiw	r30, 0x03	; 3
        // usiTwiTransmitByte(temp);
    }

		// wait for whole message
		if(!displayed && (val_index >= 3)) {
			for(i = 0; i < NUM_PIXELS; i++) {
 4f0:	30 e0       	ldi	r19, 0x00	; 0
 4f2:	eb 3b       	cpi	r30, 0xBB	; 187
 4f4:	f3 07       	cpc	r31, r19
 4f6:	a1 f7       	brne	.-24     	; 0x4e0 <main+0x130>
				pixels[i].g = value[1];
				pixels[i].r = value[0];
				pixels[i].b = value[2];
			}
			ws2812_setleds(pixels, NUM_PIXELS);
 4f8:	60 e1       	ldi	r22, 0x10	; 16
 4fa:	70 e0       	ldi	r23, 0x00	; 0
 4fc:	89 e8       	ldi	r24, 0x89	; 137
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	cd de       	rcall	.-614    	; 0x29c <ws2812_setleds>
			displayed = 1;
 502:	c1 e0       	ldi	r28, 0x01	; 1
 504:	af cf       	rjmp	.-162    	; 0x464 <main+0xb4>
			if(count >= value[i]) {
				// turn led off
				PORTB |= pins[i];
			} else {
				// turn led on
				PORTB &= ~pins[i];
 506:	98 b3       	in	r25, 0x18	; 24
 508:	80 81       	ld	r24, Z
 50a:	80 95       	com	r24
 50c:	89 23       	and	r24, r25
 50e:	88 bb       	out	0x18, r24	; 24
 510:	b7 cf       	rjmp	.-146    	; 0x480 <main+0xd0>
 512:	c0 e0       	ldi	r28, 0x00	; 0
 514:	a7 cf       	rjmp	.-178    	; 0x464 <main+0xb4>

00000516 <_exit>:
 516:	f8 94       	cli

00000518 <__stop_program>:
 518:	ff cf       	rjmp	.-2      	; 0x518 <__stop_program>
