// New version
//designed another(better version) ALU by doing writting verilog in vivado

1. Write the following code:
![Screenshot 2024-11-05 180108](https://github.com/user-attachments/assets/72c2067a-a9ee-4a43-ae0b-b683d1f702c0)

2. The final schematic will looks like this 
![Screenshot 2024-11-05 180246](https://github.com/user-attachments/assets/dc1e9602-ee46-468f-b36b-080bdb5d504e)

//Old version
//Design the ALU with Logisim

1.Full adder:
![Screenshot 2024-11-05 100533](https://github.com/user-attachments/assets/43ca4815-850c-4c0c-9576-bf74f03d9603)

2.4-bit adder:
![Screenshot 2024-11-05 100522](https://github.com/user-attachments/assets/a4258c4d-7579-4045-b537-38fa18c7d0da)

3.By combining this with the Arithmetic Unit with logic we can made an ALU:
![Screenshot 2024-11-05 095940](https://github.com/user-attachments/assets/a77435c9-3acd-47a8-aa28-f802e84301bd)
