<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.ukri.org/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:department>Electrical and Electronic Engineering</gtr:department><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/4A348A76-B2D0-4DDD-804A-CE735A6D3798"><gtr:id>4A348A76-B2D0-4DDD-804A-CE735A6D3798</gtr:id><gtr:name>University of Bristol</gtr:name><gtr:address><gtr:line1>Senate House</gtr:line1><gtr:line4>Bristol</gtr:line4><gtr:line5>Avon</gtr:line5><gtr:postCode>BS8 1TH</gtr:postCode><gtr:region>South West</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE"><gtr:id>082E017C-E1F5-4AF3-8AFF-B6B31A9D12BE</gtr:id><gtr:name>Altera Europe</gtr:name><gtr:address><gtr:line1>Holmers Farm Way</gtr:line1><gtr:line2>Holmers Farm Way</gtr:line2><gtr:line4>High Wycombe</gtr:line4><gtr:line5>Buckinghamshire</gtr:line5><gtr:postCode>HP12 4XF</gtr:postCode><gtr:region>South East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.ukri.org:80/organisation/1850C875-CBFE-4487-AD7B-A5EA05A06BA3"><gtr:id>1850C875-CBFE-4487-AD7B-A5EA05A06BA3</gtr:id><gtr:name>ARM Ltd</gtr:name><gtr:address><gtr:line1>Central Building</gtr:line1><gtr:line2>110 Fulbourn Road</gtr:line2><gtr:line4>Cambridge</gtr:line4><gtr:postCode>CB1 9NJ</gtr:postCode><gtr:region>East of England</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.ukri.org:80/person/097E3267-16D3-48A9-A31E-63E309FACBCE"><gtr:id>097E3267-16D3-48A9-A31E-63E309FACBCE</gtr:id><gtr:firstName>Simon</gtr:firstName><gtr:surname>McIntosh-Smith</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.ukri.org:80/person/A9D5E8B7-3D69-470A-A929-6E229C609057"><gtr:id>A9D5E8B7-3D69-470A-A929-6E229C609057</gtr:id><gtr:firstName>Jose</gtr:firstName><gtr:surname>Nunez-Yanez</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.ukri.org:80/projects?ref=EP%2FN002539%2F1"><gtr:id>9DD65E6D-EC60-4143-B96E-A46CD811C48E</gtr:id><gtr:title>ENergy Efficient Adaptive Computing with multi-grain heterogeneous architectures (ENEAC)</gtr:title><gtr:status>Active</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/N002539/1</gtr:grantReference><gtr:abstractText>Energy efficiency is one of the primary design constraints for modern processing systems. Hardware accelerators are seen as a key technology to address the high performance with limited energy issue. In addition the arrival of computing languages such as OpenCL offer a route to the programmer to target different types of multi-core accelerators using a single source code. Performance portability is a significant challenge specially if the accelerators have different microarchitectures such as is the case in CPU-GPU-FPGA systems. This research addresses the energy and performance challenge by investigating how a device formed by processing units with different granularities ranging from coarse grain CPU cores of different complexity, medium grain general purpose GPU cores and fine grain FPGA logic cells can be dynamically programmed. The challenge is to be able to program all these resources with a single programming model and create a run-time system that can automatically tune the software to the best execution resource from energy and performance points of view. The results from this research are expected to deliver new fundamental insights to the question of: How future computers can obtain orders of magnitude higher performance with limited energy budgets?</gtr:abstractText><gtr:potentialImpactText>The potential beneficiaries of this research are the electronics and semiconductor companies involved in the creation of the multi-core processing platforms that will be at the center of future super-computing devices. A good indication of the challenges that this industry faces over the next 20 years is available in the International Technology Roadmap for Semiconductors (ITRS). This report identified energy as a fundamental challenge that future integrated circuits will face.
The objective set by the IRTS in terms of energy requirements is to maintain the static and dynamic power at current or decreasing levels despite the exponential growth in logic complexity and throughput. Heterogeneous processing enable a better match between the processing requirements and hardware but understanding the optimal match and making this transparent to the programmer is a significant research challenge, The proposed technology is highly relevant to servers dealing with offline analytics, web applications and large data sets applications in areas, including meteorology, seismic, genomics, complex physics simulations. etc. These applications offer high level of parallelism so that multiple cores can work on the problem at a time but the power requirements of these large collections of server processors become very high. It is highly possible that the optimal core type is dependent on the require performance level or energy budget. 
To make sure that the knowledge and know-how permeates adequately into the industry environment the following actions will be taken:
1. The hardware demonstrators will be presented with a series of visits to the industrial collaborators Altera and ARM and other companies working in the area of interest. These visits will be organized at key stages of the project to ensure that adequate feedback is received. Short secondments of academic staff to industry will be arranged together with the visits. Additional contacts will be made with companies developing server systems around ARM technology to demonstrate the potential improvements in energy of the approach. The technology could also extend the design flows of companies targeting high-performance computing with accelerators such as IBM and Microsoft. 
2. In the HIPEAC/EACO workshops we intend to organise a series of seminars/demonstrations to bring the project in contact with industry and academia. We believe that an interactive demonstration around a drug-discovery or astronomy algorithm should be able to attract plenty of general interest.
3. The traditional avenues of journal and conference publications will be also fully utilized. We have identified conferences such as AHS (Adaptive Hardware Systems), FPL (Field Programmable Logic), DAC (Design Automation Conference) as high quality conferences adequate for this work. Journals such as IEEE TVLSI, IEEE Computers and IET CDT will be targeted. 
The expected impacts of this research can be summarised as:
1. To understand how available heterogeneous devices with architecturally different processing resources can be programmed efficiently using a single parallel language. 
2. To deliver one order of magnitude better energy/performance operation exploiting adaptation of the algorithm to these different computing resources at run-time. 
3. To show how this approach can be successfully applied to high-performance and embedded computing systems used in industrial applications.</gtr:potentialImpactText><gtr:fund><gtr:end>2019-11-04</gtr:end><gtr:funder url="http://gtr.ukri.org:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2016-01-05</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>567204</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>When a heterogeneous chip has computing resources of different capabilities and speeds it is possible to find cases in which to use all these units in parallel is more efficient than only using the most power unit and setting the others to sleep. This type of heterogeneous parallel compute is viable if a clear scheduler can adjust the amount of work to each unit depending on its capacity. Discovering this capacity at run-time is not trivial since it depends on the type of work that is required.</gtr:description><gtr:exploitationPathways>The technology could be deployed in a large scale data center or high performance computing system to accelerate algorithms used in digital economy areas.</gtr:exploitationPathways><gtr:id>04994E7A-52C9-4FC0-B4D8-CC13B40CCB2B</gtr:id><gtr:outcomeId>58bd5fb94d30e7.44790898</gtr:outcomeId><gtr:sectors><gtr:sector>Aerospace, Defence and Marine,Digital/Communication/Information Technologies (including Software),Electronics,Environment</gtr:sector></gtr:sectors></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication><gtr:id>5C697A34-B1C9-4942-9555-F496DED04BD2</gtr:id><gtr:title>Energy proportional computing with OpenCL on a FPGA-based overlay architecture</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/a857373f14f946637173da2580bf6008"><gtr:id>a857373f14f946637173da2580bf6008</gtr:id><gtr:otherNames>Sani A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>58bd5e41bd0224.38390312</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>48D776F6-1173-4F9D-87F6-005EB5484CBE</gtr:id><gtr:title>Adaptive voltage scaling in a heterogeneous FPGA device with memory and logic in-situ detectors</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/5c8a2e05ac33ca9a1f5bd5a950b758ec"><gtr:id>5c8a2e05ac33ca9a1f5bd5a950b758ec</gtr:id><gtr:otherNames>Nunez-Yanez J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a82f874769b56.40439523</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>7BB9B726-2DAD-4790-91CE-DB5E82003B56</gtr:id><gtr:title>Energy proportional streaming spiking neural network in a reconfigurable system</gtr:title><gtr:parentPublicationTitle>Microprocessors and Microsystems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/0f3d43fcc176ef9343617426f38e7e51"><gtr:id>0f3d43fcc176ef9343617426f38e7e51</gtr:id><gtr:otherNames>Galindo Sanchez F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:issn>0141-9331</gtr:issn><gtr:outcomeId>5a82f8e6939395.06810389</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>225332A1-6BBF-4F77-8A2D-86C73C7BD866</gtr:id><gtr:title>Editorial to special issue on energy efficient architectures for embedded systems</gtr:title><gtr:parentPublicationTitle>EURASIP Journal on Embedded Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/4d25862c5658cfefbb94d2405e8f0e60"><gtr:id>4d25862c5658cfefbb94d2405e8f0e60</gtr:id><gtr:otherNames>Roma N</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date><gtr:outcomeId>585d4b949e8381.03117014</gtr:outcomeId></gtr:publication><gtr:publication><gtr:id>023EB84A-4161-44DE-828A-75300000FB04</gtr:id><gtr:title>A systematic approach to design and optimise streaming applications on FPGA using high-level synthesis</gtr:title><gtr:authors><gtr:author url="http://gtr.ukri.org:80/person/b92f2ae7f74e7ee7290aec95621b41be"><gtr:id>b92f2ae7f74e7ee7290aec95621b41be</gtr:id><gtr:otherNames>Hosseinabady M</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2017-01-01</gtr:date><gtr:outcomeId>5a82f874c93664.67677074</gtr:outcomeId></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/N002539/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects><gtr:researchSubject><gtr:id>EB5F16BB-2772-4DDE-BD6C-3B7A6914B64C</gtr:id><gtr:percentage>100</gtr:percentage><gtr:text>Info. &amp; commun. Technol.</gtr:text></gtr:researchSubject></gtr:researchSubjects><gtr:researchTopics><gtr:researchTopic><gtr:id>67935C1F-34EE-43B3-9BBC-F5A8E0FB2365</gtr:id><gtr:percentage>40</gtr:percentage><gtr:text>Electronic Devices &amp; Subsys.</gtr:text></gtr:researchTopic><gtr:researchTopic><gtr:id>76783275-A9F8-4B4E-B314-51363124259C</gtr:id><gtr:percentage>60</gtr:percentage><gtr:text>Fundamentals of Computing</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>