<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lib/beh_lib.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lib</a> - beh_lib.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : // all flops call the rvdff flop</a>
<a name="17"><span class="lineNum">      17 </span>            : </a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : module rvdff #( parameter WIDTH=1, SHORT=0 )</a>
<a name="20"><span class="lineNum">      20 </span>            :    (</a>
<a name="21"><span class="lineNum">      21 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="22"><span class="lineNum">      22 </span>            :      input logic           clk,</a>
<a name="23"><span class="lineNum">      23 </span>            :      input logic                   rst_l,</a>
<a name="24"><span class="lineNum">      24 </span>            : </a>
<a name="25"><span class="lineNum">      25 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="26"><span class="lineNum">      26 </span>            :      );</a>
<a name="27"><span class="lineNum">      27 </span>            : </a>
<a name="28"><span class="lineNum">      28 </span>            : if (SHORT == 1) begin</a>
<a name="29"><span class="lineNum">      29 </span>            :    assign dout = din;</a>
<a name="30"><span class="lineNum">      30 </span>            : end</a>
<a name="31"><span class="lineNum">      31 </span>            : else begin</a>
<a name="32"><span class="lineNum">      32 </span>            : `ifdef RV_CLOCKGATE</a>
<a name="33"><span class="lineNum">      33 </span>            :    always @(posedge tb_top.clk) begin</a>
<a name="34"><span class="lineNum">      34 </span>            :       #0 $strobe(&quot;CG: %0t %m din %x dout %x clk %b width %d&quot;,$time,din,dout,clk,WIDTH);</a>
<a name="35"><span class="lineNum">      35 </span>            :    end</a>
<a name="36"><span class="lineNum">      36 </span>            : `endif</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   16831171 :    always_ff @(posedge clk or negedge rst_l) begin</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">       2449 :       if (rst_l == 0)</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">        970 :         dout[WIDTH-1:0] &lt;= 0;</span></a>
<a name="41"><span class="lineNum">      41 </span>            :       else</a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">   16831583 :         dout[WIDTH-1:0] &lt;= din[WIDTH-1:0];</span></a>
<a name="43"><span class="lineNum">      43 </span>            :    end</a>
<a name="44"><span class="lineNum">      44 </span>            : </a>
<a name="45"><span class="lineNum">      45 </span>            : end</a>
<a name="46"><span class="lineNum">      46 </span>            : endmodule</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : // rvdff with 2:1 input mux to flop din iff sel==1</a>
<a name="49"><span class="lineNum">      49 </span>            : module rvdffs #( parameter WIDTH=1, SHORT=0 )</a>
<a name="50"><span class="lineNum">      50 </span>            :    (</a>
<a name="51"><span class="lineNum">      51 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="52"><span class="lineNum">      52 </span>            :      input logic             en,</a>
<a name="53"><span class="lineNum">      53 </span>            :      input logic           clk,</a>
<a name="54"><span class="lineNum">      54 </span>            :      input logic                   rst_l,</a>
<a name="55"><span class="lineNum">      55 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="56"><span class="lineNum">      56 </span>            :      );</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="59"><span class="lineNum">      59 </span>            :    assign dout = din;</a>
<a name="60"><span class="lineNum">      60 </span>            : end</a>
<a name="61"><span class="lineNum">      61 </span>            : else begin : genblock</a>
<a name="62"><span class="lineNum">      62 </span>            :    rvdff #(WIDTH) dffs (.din((en) ? din[WIDTH-1:0] : dout[WIDTH-1:0]), .*);</a>
<a name="63"><span class="lineNum">      63 </span>            : end</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : endmodule</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : // rvdff with en and clear</a>
<a name="68"><span class="lineNum">      68 </span>            : module rvdffsc #( parameter WIDTH=1, SHORT=0 )</a>
<a name="69"><span class="lineNum">      69 </span>            :    (</a>
<a name="70"><span class="lineNum">      70 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="71"><span class="lineNum">      71 </span>            :      input logic             en,</a>
<a name="72"><span class="lineNum">      72 </span>            :      input logic             clear,</a>
<a name="73"><span class="lineNum">      73 </span>            :      input logic           clk,</a>
<a name="74"><span class="lineNum">      74 </span>            :      input logic                   rst_l,</a>
<a name="75"><span class="lineNum">      75 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="76"><span class="lineNum">      76 </span>            :      );</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            :    logic [WIDTH-1:0]          din_new;</a>
<a name="79"><span class="lineNum">      79 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="80"><span class="lineNum">      80 </span>            :    assign dout = din;</a>
<a name="81"><span class="lineNum">      81 </span>            : end</a>
<a name="82"><span class="lineNum">      82 </span>            : else begin : genblock</a>
<a name="83"><span class="lineNum">      83 </span>            :    assign din_new = {WIDTH{~clear}} &amp; (en ? din[WIDTH-1:0] : dout[WIDTH-1:0]);</a>
<a name="84"><span class="lineNum">      84 </span>            :    rvdff #(WIDTH) dffsc (.din(din_new[WIDTH-1:0]), .*);</a>
<a name="85"><span class="lineNum">      85 </span>            : end</a>
<a name="86"><span class="lineNum">      86 </span>            : endmodule</a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            : // _fpga versions</a>
<a name="89"><span class="lineNum">      89 </span>            : module rvdff_fpga #( parameter WIDTH=1, SHORT=0 )</a>
<a name="90"><span class="lineNum">      90 </span>            :    (</a>
<a name="91"><span class="lineNum">      91 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="92"><span class="lineNum">      92 </span>            :      input logic           clk,</a>
<a name="93"><span class="lineNum">      93 </span>            :      input logic           clken,</a>
<a name="94"><span class="lineNum">      94 </span>            :      input logic           rawclk,</a>
<a name="95"><span class="lineNum">      95 </span>            :      input logic           rst_l,</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="98"><span class="lineNum">      98 </span>            :      );</a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="101"><span class="lineNum">     101 </span>            :    assign dout = din;</a>
<a name="102"><span class="lineNum">     102 </span>            : end</a>
<a name="103"><span class="lineNum">     103 </span>            : else begin : genblock</a>
<a name="104"><span class="lineNum">     104 </span>            :    `ifdef RV_FPGA_OPTIMIZE</a>
<a name="105"><span class="lineNum">     105 </span>            :     rvdffs #(WIDTH) dffs (.clk(rawclk), .en(clken), .*);</a>
<a name="106"><span class="lineNum">     106 </span>            : `else</a>
<a name="107"><span class="lineNum">     107 </span>            :     rvdff #(WIDTH)  dff (.*);</a>
<a name="108"><span class="lineNum">     108 </span>            : `endif</a>
<a name="109"><span class="lineNum">     109 </span>            : end</a>
<a name="110"><span class="lineNum">     110 </span>            : endmodule</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            : // rvdff with 2:1 input mux to flop din iff sel==1</a>
<a name="113"><span class="lineNum">     113 </span>            : module rvdffs_fpga #( parameter WIDTH=1, SHORT=0 )</a>
<a name="114"><span class="lineNum">     114 </span>            :    (</a>
<a name="115"><span class="lineNum">     115 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="116"><span class="lineNum">     116 </span>            :      input logic             en,</a>
<a name="117"><span class="lineNum">     117 </span>            :      input logic           clk,</a>
<a name="118"><span class="lineNum">     118 </span>            :      input logic           clken,</a>
<a name="119"><span class="lineNum">     119 </span>            :      input logic           rawclk,</a>
<a name="120"><span class="lineNum">     120 </span>            :      input logic           rst_l,</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="123"><span class="lineNum">     123 </span>            :      );</a>
<a name="124"><span class="lineNum">     124 </span>            : </a>
<a name="125"><span class="lineNum">     125 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="126"><span class="lineNum">     126 </span>            :    assign dout = din;</a>
<a name="127"><span class="lineNum">     127 </span>            : end</a>
<a name="128"><span class="lineNum">     128 </span>            : else begin : genblock</a>
<a name="129"><span class="lineNum">     129 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="130"><span class="lineNum">     130 </span>            :    rvdffs #(WIDTH)   dffs (.clk(rawclk), .en(clken &amp; en), .*);</a>
<a name="131"><span class="lineNum">     131 </span>            : `else</a>
<a name="132"><span class="lineNum">     132 </span>            :    rvdffs #(WIDTH)   dffs (.*);</a>
<a name="133"><span class="lineNum">     133 </span>            : `endif</a>
<a name="134"><span class="lineNum">     134 </span>            : end</a>
<a name="135"><span class="lineNum">     135 </span>            : </a>
<a name="136"><span class="lineNum">     136 </span>            : endmodule</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : // rvdff with en and clear</a>
<a name="139"><span class="lineNum">     139 </span>            : module rvdffsc_fpga #( parameter WIDTH=1, SHORT=0 )</a>
<a name="140"><span class="lineNum">     140 </span>            :    (</a>
<a name="141"><span class="lineNum">     141 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="142"><span class="lineNum">     142 </span>            :      input logic             en,</a>
<a name="143"><span class="lineNum">     143 </span>            :      input logic             clear,</a>
<a name="144"><span class="lineNum">     144 </span>            :      input logic             clk,</a>
<a name="145"><span class="lineNum">     145 </span>            :      input logic             clken,</a>
<a name="146"><span class="lineNum">     146 </span>            :      input logic             rawclk,</a>
<a name="147"><span class="lineNum">     147 </span>            :      input logic             rst_l,</a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="150"><span class="lineNum">     150 </span>            :      );</a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span>            :    logic [WIDTH-1:0]          din_new;</a>
<a name="153"><span class="lineNum">     153 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="154"><span class="lineNum">     154 </span>            :    assign dout = din;</a>
<a name="155"><span class="lineNum">     155 </span>            : end</a>
<a name="156"><span class="lineNum">     156 </span>            : else begin : genblock</a>
<a name="157"><span class="lineNum">     157 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="158"><span class="lineNum">     158 </span>            :    rvdffs  #(WIDTH)   dffs  (.clk(rawclk), .din(din[WIDTH-1:0] &amp; {WIDTH{~clear}}),.en((en | clear) &amp; clken), .*);</a>
<a name="159"><span class="lineNum">     159 </span>            : `else</a>
<a name="160"><span class="lineNum">     160 </span>            :    rvdffsc #(WIDTH)   dffsc (.*);</a>
<a name="161"><span class="lineNum">     161 </span>            : `endif</a>
<a name="162"><span class="lineNum">     162 </span>            : end</a>
<a name="163"><span class="lineNum">     163 </span>            : endmodule</a>
<a name="164"><span class="lineNum">     164 </span>            : </a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            : module rvdffe #( parameter WIDTH=1, SHORT=0, OVERRIDE=0 )</a>
<a name="167"><span class="lineNum">     167 </span>            :    (</a>
<a name="168"><span class="lineNum">     168 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="169"><span class="lineNum">     169 </span>            :      input  logic           en,</a>
<a name="170"><span class="lineNum">     170 </span>            :      input  logic           clk,</a>
<a name="171"><span class="lineNum">     171 </span>            :      input  logic           rst_l,</a>
<a name="172"><span class="lineNum">     172 </span>            :      input  logic             scan_mode,</a>
<a name="173"><span class="lineNum">     173 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="174"><span class="lineNum">     174 </span>            :      );</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span>            :    logic                      l1clk;</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : if (SHORT == 1) begin : genblock</a>
<a name="179"><span class="lineNum">     179 </span>            :    if (1) begin : genblock</a>
<a name="180"><span class="lineNum">     180 </span>            :       assign dout = din;</a>
<a name="181"><span class="lineNum">     181 </span>            :    end</a>
<a name="182"><span class="lineNum">     182 </span>            : end</a>
<a name="183"><span class="lineNum">     183 </span>            : else begin : genblock</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : `ifndef RV_PHYSICAL</a>
<a name="186"><span class="lineNum">     186 </span>            :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</a>
<a name="187"><span class="lineNum">     187 </span>            : `endif</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="190"><span class="lineNum">     190 </span>            :       rvdffs #(WIDTH) dff ( .* );</a>
<a name="191"><span class="lineNum">     191 </span>            : `else</a>
<a name="192"><span class="lineNum">     192 </span>            :       rvclkhdr clkhdr ( .* );</a>
<a name="193"><span class="lineNum">     193 </span>            :       rvdff #(WIDTH) dff (.*, .clk(l1clk));</a>
<a name="194"><span class="lineNum">     194 </span>            : `endif</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            : `ifndef RV_PHYSICAL</a>
<a name="197"><span class="lineNum">     197 </span>            :    end</a>
<a name="198"><span class="lineNum">     198 </span>            :    else</a>
<a name="199"><span class="lineNum">     199 </span>            :       $error(&quot;%m: rvdffe must be WIDTH &gt;= 8&quot;);</a>
<a name="200"><span class="lineNum">     200 </span>            : `endif</a>
<a name="201"><span class="lineNum">     201 </span>            : end // else: !if(SHORT == 1)</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            : endmodule // rvdffe</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            : module rvdffpcie #( parameter WIDTH=31 )</a>
<a name="207"><span class="lineNum">     207 </span>            :    (</a>
<a name="208"><span class="lineNum">     208 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="209"><span class="lineNum">     209 </span>            :      input  logic             clk,</a>
<a name="210"><span class="lineNum">     210 </span>            :      input  logic             rst_l,</a>
<a name="211"><span class="lineNum">     211 </span>            :      input  logic             en,</a>
<a name="212"><span class="lineNum">     212 </span>            :      input  logic             scan_mode,</a>
<a name="213"><span class="lineNum">     213 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="214"><span class="lineNum">     214 </span>            :      );</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            : `ifndef RV_PHYSICAL</a>
<a name="219"><span class="lineNum">     219 </span>            :    if (WIDTH == 31) begin: genblock</a>
<a name="220"><span class="lineNum">     220 </span>            : `endif</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="223"><span class="lineNum">     223 </span>            :       rvdffs #(WIDTH) dff ( .* );</a>
<a name="224"><span class="lineNum">     224 </span>            : `else</a>
<a name="225"><span class="lineNum">     225 </span>            : </a>
<a name="226"><span class="lineNum">     226 </span>            :       rvdfflie #(.WIDTH(WIDTH), .LEFT(19)) dff (.*);</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            : `endif</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : `ifndef RV_PHYSICAL</a>
<a name="231"><span class="lineNum">     231 </span>            :    end</a>
<a name="232"><span class="lineNum">     232 </span>            :    else</a>
<a name="233"><span class="lineNum">     233 </span>            :       $error(&quot;%m: rvdffpcie width must be 31&quot;);</a>
<a name="234"><span class="lineNum">     234 </span>            : `endif</a>
<a name="235"><span class="lineNum">     235 </span>            : endmodule</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            : // format: { LEFT, EXTRA }</a>
<a name="238"><span class="lineNum">     238 </span>            : // LEFT # of bits will be done with rvdffie, all else EXTRA with rvdffe</a>
<a name="239"><span class="lineNum">     239 </span>            : module rvdfflie #( parameter WIDTH=16, LEFT=8 )</a>
<a name="240"><span class="lineNum">     240 </span>            :    (</a>
<a name="241"><span class="lineNum">     241 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="242"><span class="lineNum">     242 </span>            :      input  logic             clk,</a>
<a name="243"><span class="lineNum">     243 </span>            :      input  logic             rst_l,</a>
<a name="244"><span class="lineNum">     244 </span>            :      input  logic             en,</a>
<a name="245"><span class="lineNum">     245 </span>            :      input  logic             scan_mode,</a>
<a name="246"><span class="lineNum">     246 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="247"><span class="lineNum">     247 </span>            :      );</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :    localparam EXTRA = WIDTH-LEFT;</a>
<a name="250"><span class="lineNum">     250 </span>            : </a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :    localparam LMSB = WIDTH-1;</a>
<a name="258"><span class="lineNum">     258 </span>            :    localparam LLSB = LMSB-LEFT+1;</a>
<a name="259"><span class="lineNum">     259 </span>            :    localparam XMSB = LLSB-1;</a>
<a name="260"><span class="lineNum">     260 </span>            :    localparam XLSB = LLSB-EXTRA;</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : `ifndef RV_PHYSICAL</a>
<a name="264"><span class="lineNum">     264 </span>            :    if (WIDTH &gt;= 16 &amp;&amp; LEFT &gt;= 8 &amp;&amp; EXTRA &gt;= 8) begin: genblock</a>
<a name="265"><span class="lineNum">     265 </span>            : `endif</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="268"><span class="lineNum">     268 </span>            :       rvdffs #(WIDTH) dff ( .* );</a>
<a name="269"><span class="lineNum">     269 </span>            : `else</a>
<a name="270"><span class="lineNum">     270 </span>            : </a>
<a name="271"><span class="lineNum">     271 </span>            :       rvdffiee #(LEFT)  dff_left  (.*, .din(din[LMSB:LLSB]), .dout(dout[LMSB:LLSB]));</a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :       rvdffe  #(EXTRA)  dff_extra (.*, .din(din[XMSB:XLSB]), .dout(dout[XMSB:XLSB]));</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : `endif</a>
<a name="280"><span class="lineNum">     280 </span>            : </a>
<a name="281"><span class="lineNum">     281 </span>            : `ifndef RV_PHYSICAL</a>
<a name="282"><span class="lineNum">     282 </span>            :    end</a>
<a name="283"><span class="lineNum">     283 </span>            :    else</a>
<a name="284"><span class="lineNum">     284 </span>            :       $error(&quot;%m: rvdfflie musb be WIDTH &gt;= 16 &amp;&amp; LEFT &gt;= 8 &amp;&amp; EXTRA &gt;= 8&quot;);</a>
<a name="285"><span class="lineNum">     285 </span>            : `endif</a>
<a name="286"><span class="lineNum">     286 </span>            : endmodule</a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            : // special power flop for predict packet</a>
<a name="292"><span class="lineNum">     292 </span>            : // format: { LEFT, RIGHT==31 }</a>
<a name="293"><span class="lineNum">     293 </span>            : // LEFT # of bits will be done with rvdffe; RIGHT is enabled by LEFT[LSB] &amp; en</a>
<a name="294"><span class="lineNum">     294 </span>            : module rvdffppe #( parameter integer WIDTH = 39 )</a>
<a name="295"><span class="lineNum">     295 </span>            :    (</a>
<a name="296"><span class="lineNum">     296 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="297"><span class="lineNum">     297 </span>            :      input  logic             clk,</a>
<a name="298"><span class="lineNum">     298 </span>            :      input  logic             rst_l,</a>
<a name="299"><span class="lineNum">     299 </span>            :      input  logic             en,</a>
<a name="300"><span class="lineNum">     300 </span>            :      input  logic             scan_mode,</a>
<a name="301"><span class="lineNum">     301 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="302"><span class="lineNum">     302 </span>            :      );</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    localparam integer RIGHT = 31;</a>
<a name="305"><span class="lineNum">     305 </span>            :    localparam integer LEFT  = WIDTH - RIGHT;</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :    localparam integer LMSB  = WIDTH-1;</a>
<a name="308"><span class="lineNum">     308 </span>            :    localparam integer LLSB  = LMSB-LEFT+1;</a>
<a name="309"><span class="lineNum">     309 </span>            :    localparam integer RMSB  = LLSB-1;</a>
<a name="310"><span class="lineNum">     310 </span>            :    localparam integer RLSB  = LLSB-RIGHT;</a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            : </a>
<a name="313"><span class="lineNum">     313 </span>            : `ifndef RV_PHYSICAL</a>
<a name="314"><span class="lineNum">     314 </span>            :    if (WIDTH&gt;=32 &amp;&amp; LEFT&gt;=8 &amp;&amp; RIGHT&gt;=8) begin: genblock</a>
<a name="315"><span class="lineNum">     315 </span>            : `endif</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="318"><span class="lineNum">     318 </span>            :       rvdffs #(WIDTH) dff ( .* );</a>
<a name="319"><span class="lineNum">     319 </span>            : `else</a>
<a name="320"><span class="lineNum">     320 </span>            :       rvdffe #(LEFT)     dff_left (.*, .din(din[LMSB:LLSB]), .dout(dout[LMSB:LLSB]));</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :       rvdffe #(RIGHT)   dff_right (.*, .din(din[RMSB:RLSB]), .dout(dout[RMSB:RLSB]), .en(en &amp; din[LLSB]));  // qualify with pret</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            : `endif</a>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<a name="327"><span class="lineNum">     327 </span>            : `ifndef RV_PHYSICAL</a>
<a name="328"><span class="lineNum">     328 </span>            :    end</a>
<a name="329"><span class="lineNum">     329 </span>            :    else</a>
<a name="330"><span class="lineNum">     330 </span>            :       $error(&quot;%m: must be WIDTH&gt;=32 &amp;&amp; LEFT&gt;=8 &amp;&amp; RIGHT&gt;=8&quot;);</a>
<a name="331"><span class="lineNum">     331 </span>            : `endif</a>
<a name="332"><span class="lineNum">     332 </span>            : endmodule</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            : </a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            : module rvdffie #( parameter WIDTH=1, OVERRIDE=0 )</a>
<a name="338"><span class="lineNum">     338 </span>            :    (</a>
<a name="339"><span class="lineNum">     339 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span>            :      input  logic           clk,</a>
<a name="342"><span class="lineNum">     342 </span>            :      input  logic           rst_l,</a>
<a name="343"><span class="lineNum">     343 </span>            :      input  logic             scan_mode,</a>
<a name="344"><span class="lineNum">     344 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="345"><span class="lineNum">     345 </span>            :      );</a>
<a name="346"><span class="lineNum">     346 </span>            : </a>
<a name="347"><span class="lineNum">     347 </span>            :    logic                      l1clk;</a>
<a name="348"><span class="lineNum">     348 </span>            :    logic                      en;</a>
<a name="349"><span class="lineNum">     349 </span>            : </a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            : </a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span>            : `ifndef RV_PHYSICAL</a>
<a name="358"><span class="lineNum">     358 </span>            :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</a>
<a name="359"><span class="lineNum">     359 </span>            : `endif</a>
<a name="360"><span class="lineNum">     360 </span>            : </a>
<a name="361"><span class="lineNum">     361 </span>            :       assign en = |(din ^ dout);</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="364"><span class="lineNum">     364 </span>            :       rvdffs #(WIDTH) dff ( .* );</a>
<a name="365"><span class="lineNum">     365 </span>            : `else</a>
<a name="366"><span class="lineNum">     366 </span>            :       rvclkhdr clkhdr ( .* );</a>
<a name="367"><span class="lineNum">     367 </span>            :       rvdff #(WIDTH) dff (.*, .clk(l1clk));</a>
<a name="368"><span class="lineNum">     368 </span>            : `endif</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            : `ifndef RV_PHYSICAL</a>
<a name="371"><span class="lineNum">     371 </span>            :    end</a>
<a name="372"><span class="lineNum">     372 </span>            :    else</a>
<a name="373"><span class="lineNum">     373 </span>            :      $error(&quot;%m: rvdffie must be WIDTH &gt;= 8&quot;);</a>
<a name="374"><span class="lineNum">     374 </span>            : `endif</a>
<a name="375"><span class="lineNum">     375 </span>            : </a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            : endmodule</a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span>            : // ie flop but it has an .en input</a>
<a name="380"><span class="lineNum">     380 </span>            : module rvdffiee #( parameter WIDTH=1, OVERRIDE=0 )</a>
<a name="381"><span class="lineNum">     381 </span>            :    (</a>
<a name="382"><span class="lineNum">     382 </span>            :      input  logic [WIDTH-1:0] din,</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            :      input  logic           clk,</a>
<a name="385"><span class="lineNum">     385 </span>            :      input  logic           rst_l,</a>
<a name="386"><span class="lineNum">     386 </span>            :      input  logic           scan_mode,</a>
<a name="387"><span class="lineNum">     387 </span>            :      input  logic           en,</a>
<a name="388"><span class="lineNum">     388 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="389"><span class="lineNum">     389 </span>            :      );</a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span>            :    logic                      l1clk;</a>
<a name="392"><span class="lineNum">     392 </span>            :    logic                      final_en;</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span>            : `ifndef RV_PHYSICAL</a>
<a name="395"><span class="lineNum">     395 </span>            :    if (WIDTH &gt;= 8 || OVERRIDE==1) begin: genblock</a>
<a name="396"><span class="lineNum">     396 </span>            : `endif</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            :       assign final_en = (|(din ^ dout)) &amp; en;</a>
<a name="399"><span class="lineNum">     399 </span>            : </a>
<a name="400"><span class="lineNum">     400 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="401"><span class="lineNum">     401 </span>            :       rvdffs #(WIDTH) dff ( .*, .en(final_en) );</a>
<a name="402"><span class="lineNum">     402 </span>            : `else</a>
<a name="403"><span class="lineNum">     403 </span>            :       rvdffe #(WIDTH) dff (.*,  .en(final_en));</a>
<a name="404"><span class="lineNum">     404 </span>            : `endif</a>
<a name="405"><span class="lineNum">     405 </span>            : </a>
<a name="406"><span class="lineNum">     406 </span>            : `ifndef RV_PHYSICAL</a>
<a name="407"><span class="lineNum">     407 </span>            :    end</a>
<a name="408"><span class="lineNum">     408 </span>            :    else</a>
<a name="409"><span class="lineNum">     409 </span>            :       $error(&quot;%m: rvdffie width must be &gt;= 8&quot;);</a>
<a name="410"><span class="lineNum">     410 </span>            : `endif</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            : endmodule</a>
<a name="413"><span class="lineNum">     413 </span>            : </a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            : module rvsyncss #(parameter WIDTH = 251)</a>
<a name="417"><span class="lineNum">     417 </span>            :    (</a>
<a name="418"><span class="lineNum">     418 </span>            :      input  logic                 clk,</a>
<a name="419"><span class="lineNum">     419 </span>            :      input  logic                 rst_l,</a>
<a name="420"><span class="lineNum">     420 </span>            :      input  logic [WIDTH-1:0]     din,</a>
<a name="421"><span class="lineNum">     421 </span>            :      output logic [WIDTH-1:0]     dout</a>
<a name="422"><span class="lineNum">     422 </span>            :      );</a>
<a name="423"><span class="lineNum">     423 </span>            : </a>
<a name="424"><span class="lineNum">     424 </span>            :    logic [WIDTH-1:0]              din_ff1;</a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span>            :    rvdff #(WIDTH) sync_ff1  (.*, .din (din[WIDTH-1:0]),     .dout(din_ff1[WIDTH-1:0]));</a>
<a name="427"><span class="lineNum">     427 </span>            :    rvdff #(WIDTH) sync_ff2  (.*, .din (din_ff1[WIDTH-1:0]), .dout(dout[WIDTH-1:0]));</a>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<a name="429"><span class="lineNum">     429 </span>            : endmodule // rvsyncss</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : module rvsyncss_fpga #(parameter WIDTH = 251)</a>
<a name="432"><span class="lineNum">     432 </span>            :    (</a>
<a name="433"><span class="lineNum">     433 </span>            :      input  logic                 gw_clk,</a>
<a name="434"><span class="lineNum">     434 </span>            :      input  logic                 rawclk,</a>
<a name="435"><span class="lineNum">     435 </span>            :      input  logic                 clken,</a>
<a name="436"><span class="lineNum">     436 </span>            :      input  logic                 rst_l,</a>
<a name="437"><span class="lineNum">     437 </span>            :      input  logic [WIDTH-1:0]     din,</a>
<a name="438"><span class="lineNum">     438 </span>            :      output logic [WIDTH-1:0]     dout</a>
<a name="439"><span class="lineNum">     439 </span>            :      );</a>
<a name="440"><span class="lineNum">     440 </span>            : </a>
<a name="441"><span class="lineNum">     441 </span>            :    logic [WIDTH-1:0]              din_ff1;</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :    rvdff_fpga #(WIDTH) sync_ff1  (.*, .clk(gw_clk), .rawclk(rawclk), .clken(clken), .din (din[WIDTH-1:0]),     .dout(din_ff1[WIDTH-1:0]));</a>
<a name="444"><span class="lineNum">     444 </span>            :    rvdff_fpga #(WIDTH) sync_ff2  (.*, .clk(gw_clk), .rawclk(rawclk), .clken(clken), .din (din_ff1[WIDTH-1:0]), .dout(dout[WIDTH-1:0]));</a>
<a name="445"><span class="lineNum">     445 </span>            : </a>
<a name="446"><span class="lineNum">     446 </span>            : endmodule // rvsyncss</a>
<a name="447"><span class="lineNum">     447 </span>            : </a>
<a name="448"><span class="lineNum">     448 </span>            : module rvlsadder</a>
<a name="449"><span class="lineNum">     449 </span>            :   (</a>
<a name="450"><span class="lineNum">     450 </span>            :     input logic [31:0] rs1,</a>
<a name="451"><span class="lineNum">     451 </span>            :     input logic [11:0] offset,</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            :     output logic [31:0] dout</a>
<a name="454"><span class="lineNum">     454 </span>            :     );</a>
<a name="455"><span class="lineNum">     455 </span>            : </a>
<a name="456"><span class="lineNum">     456 </span>            :    logic                cout;</a>
<a name="457"><span class="lineNum">     457 </span>            :    logic                sign;</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            :    logic [31:12]        rs1_inc;</a>
<a name="460"><span class="lineNum">     460 </span>            :    logic [31:12]        rs1_dec;</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            :    assign {cout,dout[11:0]} = {1'b0,rs1[11:0]} + {1'b0,offset[11:0]};</a>
<a name="463"><span class="lineNum">     463 </span>            : </a>
<a name="464"><span class="lineNum">     464 </span>            :    assign rs1_inc[31:12] = rs1[31:12] + 1;</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            :    assign rs1_dec[31:12] = rs1[31:12] - 1;</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span>            :    assign sign = offset[11];</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            :    assign dout[31:12] = ({20{  sign ^~  cout}} &amp;     rs1[31:12]) |</a>
<a name="471"><span class="lineNum">     471 </span>            :                         ({20{ ~sign &amp;   cout}}  &amp; rs1_inc[31:12]) |</a>
<a name="472"><span class="lineNum">     472 </span>            :                         ({20{  sign &amp;  ~cout}}  &amp; rs1_dec[31:12]);</a>
<a name="473"><span class="lineNum">     473 </span>            : </a>
<a name="474"><span class="lineNum">     474 </span>            : endmodule // rvlsadder</a>
<a name="475"><span class="lineNum">     475 </span>            : </a>
<a name="476"><span class="lineNum">     476 </span>            : // assume we only maintain pc[31:1] in the pipe</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span>            : module rvbradder</a>
<a name="479"><span class="lineNum">     479 </span>            :   (</a>
<a name="480"><span class="lineNum">     480 </span>            :     input [31:1] pc,</a>
<a name="481"><span class="lineNum">     481 </span>            :     input [12:1] offset,</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span>            :     output [31:1] dout</a>
<a name="484"><span class="lineNum">     484 </span>            :     );</a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            :    logic          cout;</a>
<a name="487"><span class="lineNum">     487 </span>            :    logic          sign;</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            :    logic [31:13]  pc_inc;</a>
<a name="490"><span class="lineNum">     490 </span>            :    logic [31:13]  pc_dec;</a>
<a name="491"><span class="lineNum">     491 </span>            : </a>
<a name="492"><span class="lineNum">     492 </span>            :    assign {cout,dout[12:1]} = {1'b0,pc[12:1]} + {1'b0,offset[12:1]};</a>
<a name="493"><span class="lineNum">     493 </span>            : </a>
<a name="494"><span class="lineNum">     494 </span>            :    assign pc_inc[31:13] = pc[31:13] + 1;</a>
<a name="495"><span class="lineNum">     495 </span>            : </a>
<a name="496"><span class="lineNum">     496 </span>            :    assign pc_dec[31:13] = pc[31:13] - 1;</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            :    assign sign = offset[12];</a>
<a name="499"><span class="lineNum">     499 </span>            : </a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            :    assign dout[31:13] = ({19{  sign ^~  cout}} &amp;     pc[31:13]) |</a>
<a name="502"><span class="lineNum">     502 </span>            :                         ({19{ ~sign &amp;   cout}}  &amp; pc_inc[31:13]) |</a>
<a name="503"><span class="lineNum">     503 </span>            :                         ({19{  sign &amp;  ~cout}}  &amp; pc_dec[31:13]);</a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span>            : </a>
<a name="506"><span class="lineNum">     506 </span>            : endmodule // rvbradder</a>
<a name="507"><span class="lineNum">     507 </span>            : </a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            : // 2s complement circuit</a>
<a name="510"><span class="lineNum">     510 </span>            : module rvtwoscomp #( parameter WIDTH=32 )</a>
<a name="511"><span class="lineNum">     511 </span>            :    (</a>
<a name="512"><span class="lineNum">     512 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="513"><span class="lineNum">     513 </span>            : </a>
<a name="514"><span class="lineNum">     514 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="515"><span class="lineNum">     515 </span>            :      );</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            :    logic [WIDTH-1:1]          dout_temp;   // holding for all other bits except for the lsb. LSB is always din</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            :    genvar                     i;</a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            :    for ( i = 1; i &lt; WIDTH; i++ )  begin : flip_after_first_one</a>
<a name="522"><span class="lineNum">     522 </span>            :       assign dout_temp[i] = (|din[i-1:0]) ? ~din[i] : din[i];</a>
<a name="523"><span class="lineNum">     523 </span>            :    end : flip_after_first_one</a>
<a name="524"><span class="lineNum">     524 </span>            : </a>
<a name="525"><span class="lineNum">     525 </span>            :    assign dout[WIDTH-1:0]  = { dout_temp[WIDTH-1:1], din[0] };</a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span>            : endmodule  // 2'scomp</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            : // find first</a>
<a name="530"><span class="lineNum">     530 </span>            : module rvfindfirst1 #( parameter WIDTH=32, SHIFT=$clog2(WIDTH) )</a>
<a name="531"><span class="lineNum">     531 </span>            :    (</a>
<a name="532"><span class="lineNum">     532 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span>            :      output logic [SHIFT-1:0] dout</a>
<a name="535"><span class="lineNum">     535 </span>            :      );</a>
<a name="536"><span class="lineNum">     536 </span>            :    logic                      done;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :    always_comb begin</a>
<a name="539"><span class="lineNum">     539 </span>            :       dout[SHIFT-1:0] = {SHIFT{1'b0}};</a>
<a name="540"><span class="lineNum">     540 </span>            :       done    = 1'b0;</a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span>            :       for ( int i = WIDTH-1; i &gt; 0; i-- )  begin : find_first_one</a>
<a name="543"><span class="lineNum">     543 </span>            :          done |= din[i];</a>
<a name="544"><span class="lineNum">     544 </span>            :          dout[SHIFT-1:0] += done ? 1'b0 : 1'b1;</a>
<a name="545"><span class="lineNum">     545 </span>            :       end : find_first_one</a>
<a name="546"><span class="lineNum">     546 </span>            :    end</a>
<a name="547"><span class="lineNum">     547 </span>            : endmodule // rvfindfirst1</a>
<a name="548"><span class="lineNum">     548 </span>            : </a>
<a name="549"><span class="lineNum">     549 </span>            : module rvfindfirst1hot #( parameter WIDTH=32 )</a>
<a name="550"><span class="lineNum">     550 </span>            :    (</a>
<a name="551"><span class="lineNum">     551 </span>            :      input logic [WIDTH-1:0] din,</a>
<a name="552"><span class="lineNum">     552 </span>            : </a>
<a name="553"><span class="lineNum">     553 </span>            :      output logic [WIDTH-1:0] dout</a>
<a name="554"><span class="lineNum">     554 </span>            :      );</a>
<a name="555"><span class="lineNum">     555 </span>            :    logic                      done;</a>
<a name="556"><span class="lineNum">     556 </span>            : </a>
<a name="557"><span class="lineNum">     557 </span>            :    always_comb begin</a>
<a name="558"><span class="lineNum">     558 </span>            :       dout[WIDTH-1:0] = {WIDTH{1'b0}};</a>
<a name="559"><span class="lineNum">     559 </span>            :       done    = 1'b0;</a>
<a name="560"><span class="lineNum">     560 </span>            :       for ( int i = 0; i &lt; WIDTH; i++ )  begin : find_first_one</a>
<a name="561"><span class="lineNum">     561 </span>            :          dout[i] = ~done &amp; din[i];</a>
<a name="562"><span class="lineNum">     562 </span>            :          done   |= din[i];</a>
<a name="563"><span class="lineNum">     563 </span>            :       end : find_first_one</a>
<a name="564"><span class="lineNum">     564 </span>            :    end</a>
<a name="565"><span class="lineNum">     565 </span>            : endmodule // rvfindfirst1hot</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            : // mask and match function matches bits after finding the first 0 position</a>
<a name="568"><span class="lineNum">     568 </span>            : // find first starting from LSB. Skip that location and match the rest of the bits</a>
<a name="569"><span class="lineNum">     569 </span>            : module rvmaskandmatch #( parameter WIDTH=32 )</a>
<a name="570"><span class="lineNum">     570 </span>            :    (</a>
<a name="571"><span class="lineNum">     571 </span>            :      input  logic [WIDTH-1:0] mask,     // this will have the mask in the lower bit positions</a>
<a name="572"><span class="lineNum">     572 </span>            :      input  logic [WIDTH-1:0] data,     // this is what needs to be matched on the upper bits with the mask's upper bits</a>
<a name="573"><span class="lineNum">     573 </span>            :      input  logic             masken,   // when 1 : do mask. 0 : full match</a>
<a name="574"><span class="lineNum">     574 </span>            :      output logic             match</a>
<a name="575"><span class="lineNum">     575 </span>            :      );</a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span>            :    logic [WIDTH-1:0]          matchvec;</a>
<a name="578"><span class="lineNum">     578 </span>            :    logic                      masken_or_fullmask;</a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :    assign masken_or_fullmask = masken &amp;  ~(&amp;mask[WIDTH-1:0]);</a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span>            :    assign matchvec[0]        = masken_or_fullmask | (mask[0] == data[0]);</a>
<a name="583"><span class="lineNum">     583 </span>            :    genvar                     i;</a>
<a name="584"><span class="lineNum">     584 </span>            : </a>
<a name="585"><span class="lineNum">     585 </span>            :    for ( i = 1; i &lt; WIDTH; i++ )  begin : match_after_first_zero</a>
<a name="586"><span class="lineNum">     586 </span>            :       assign matchvec[i] = (&amp;mask[i-1:0] &amp; masken_or_fullmask) ? 1'b1 : (mask[i] == data[i]);</a>
<a name="587"><span class="lineNum">     587 </span>            :    end : match_after_first_zero</a>
<a name="588"><span class="lineNum">     588 </span>            : </a>
<a name="589"><span class="lineNum">     589 </span>            :    assign match  = &amp;matchvec[WIDTH-1:0];    // all bits either matched or were masked off</a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            : endmodule // rvmaskandmatch</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span>            : </a>
<a name="596"><span class="lineNum">     596 </span>            : // Check if the S_ADDR &lt;= addr &lt; E_ADDR</a>
<a name="597"><span class="lineNum">     597 </span>            : module rvrangecheck  #(CCM_SADR = 32'h0,</a>
<a name="598"><span class="lineNum">     598 </span>            :                        CCM_SIZE  = 128) (</a>
<a name="599"><span class="lineNum">     599 </span>            :    input  logic [31:0]   addr,                             // Address to be checked for range</a>
<a name="600"><span class="lineNum">     600 </span>            :    output logic          in_range,                            // S_ADDR &lt;= start_addr &lt; E_ADDR</a>
<a name="601"><span class="lineNum">     601 </span>            :    output logic          in_region</a>
<a name="602"><span class="lineNum">     602 </span>            : );</a>
<a name="603"><span class="lineNum">     603 </span>            : </a>
<a name="604"><span class="lineNum">     604 </span>            :    localparam REGION_BITS = 4;</a>
<a name="605"><span class="lineNum">     605 </span>            :    localparam MASK_BITS = 10 + $clog2(CCM_SIZE);</a>
<a name="606"><span class="lineNum">     606 </span>            : </a>
<a name="607"><span class="lineNum">     607 </span>            :    logic [31:0]          start_addr;</a>
<a name="608"><span class="lineNum">     608 </span>            :    logic [3:0]           region;</a>
<a name="609"><span class="lineNum">     609 </span>            : </a>
<a name="610"><span class="lineNum">     610 </span>            :    assign start_addr[31:0]        = CCM_SADR;</a>
<a name="611"><span class="lineNum">     611 </span>            :    assign region[REGION_BITS-1:0] = start_addr[31:(32-REGION_BITS)];</a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span>            :    assign in_region = (addr[31:(32-REGION_BITS)] == region[REGION_BITS-1:0]);</a>
<a name="614"><span class="lineNum">     614 </span>            :    if (CCM_SIZE  == 48)</a>
<a name="615"><span class="lineNum">     615 </span>            :     assign in_range  = (addr[31:MASK_BITS] == start_addr[31:MASK_BITS]) &amp; ~(&amp;addr[MASK_BITS-1 : MASK_BITS-2]);</a>
<a name="616"><span class="lineNum">     616 </span>            :    else</a>
<a name="617"><span class="lineNum">     617 </span>            :     assign in_range  = (addr[31:MASK_BITS] == start_addr[31:MASK_BITS]);</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span>            : endmodule  // rvrangechecker</a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            : // 16 bit even parity generator</a>
<a name="622"><span class="lineNum">     622 </span>            : module rveven_paritygen #(WIDTH = 16)  (</a>
<a name="623"><span class="lineNum">     623 </span>            :                                          input  logic [WIDTH-1:0]  data_in,         // Data</a>
<a name="624"><span class="lineNum">     624 </span>            :                                          output logic              parity_out       // generated even parity</a>
<a name="625"><span class="lineNum">     625 </span>            :                                          );</a>
<a name="626"><span class="lineNum">     626 </span>            : </a>
<a name="627"><span class="lineNum">     627 </span>            :    assign  parity_out =  ^(data_in[WIDTH-1:0]) ;</a>
<a name="628"><span class="lineNum">     628 </span>            : </a>
<a name="629"><span class="lineNum">     629 </span>            : endmodule  // rveven_paritygen</a>
<a name="630"><span class="lineNum">     630 </span>            : </a>
<a name="631"><span class="lineNum">     631 </span>            : module rveven_paritycheck #(WIDTH = 16)  (</a>
<a name="632"><span class="lineNum">     632 </span>            :                                            input  logic [WIDTH-1:0]  data_in,         // Data</a>
<a name="633"><span class="lineNum">     633 </span>            :                                            input  logic              parity_in,</a>
<a name="634"><span class="lineNum">     634 </span>            :                                            output logic              parity_err       // Parity error</a>
<a name="635"><span class="lineNum">     635 </span>            :                                            );</a>
<a name="636"><span class="lineNum">     636 </span>            : </a>
<a name="637"><span class="lineNum">     637 </span>            :    assign  parity_err =  ^(data_in[WIDTH-1:0]) ^ parity_in ;</a>
<a name="638"><span class="lineNum">     638 </span>            : </a>
<a name="639"><span class="lineNum">     639 </span>            : endmodule  // rveven_paritycheck</a>
<a name="640"><span class="lineNum">     640 </span>            : </a>
<a name="641"><span class="lineNum">     641 </span>            : module rvecc_encode  (</a>
<a name="642"><span class="lineNum">     642 </span>            :                       input [31:0] din,</a>
<a name="643"><span class="lineNum">     643 </span>            :                       output [6:0] ecc_out</a>
<a name="644"><span class="lineNum">     644 </span>            :                       );</a>
<a name="645"><span class="lineNum">     645 </span>            : logic [5:0] ecc_out_temp;</a>
<a name="646"><span class="lineNum">     646 </span>            : </a>
<a name="647"><span class="lineNum">     647 </span>            :    assign ecc_out_temp[0] = din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30];</a>
<a name="648"><span class="lineNum">     648 </span>            :    assign ecc_out_temp[1] = din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31];</a>
<a name="649"><span class="lineNum">     649 </span>            :    assign ecc_out_temp[2] = din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31];</a>
<a name="650"><span class="lineNum">     650 </span>            :    assign ecc_out_temp[3] = din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</a>
<a name="651"><span class="lineNum">     651 </span>            :    assign ecc_out_temp[4] = din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</a>
<a name="652"><span class="lineNum">     652 </span>            :    assign ecc_out_temp[5] = din[26]^din[27]^din[28]^din[29]^din[30]^din[31];</a>
<a name="653"><span class="lineNum">     653 </span>            : </a>
<a name="654"><span class="lineNum">     654 </span>            :    assign ecc_out[6:0] = {(^din[31:0])^(^ecc_out_temp[5:0]),ecc_out_temp[5:0]};</a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            : endmodule // rvecc_encode</a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span>            : module rvecc_decode  (</a>
<a name="659"><span class="lineNum">     659 </span>            :                       input         en,</a>
<a name="660"><span class="lineNum">     660 </span>            :                       input [31:0]  din,</a>
<a name="661"><span class="lineNum">     661 </span>            :                       input [6:0]   ecc_in,</a>
<a name="662"><span class="lineNum">     662 </span>            :                       input         sed_ded,    // only do detection and no correction. Used for the I$</a>
<a name="663"><span class="lineNum">     663 </span>            :                       output [31:0] dout,</a>
<a name="664"><span class="lineNum">     664 </span>            :                       output [6:0]  ecc_out,</a>
<a name="665"><span class="lineNum">     665 </span>            :                       output        single_ecc_error,</a>
<a name="666"><span class="lineNum">     666 </span>            :                       output        double_ecc_error</a>
<a name="667"><span class="lineNum">     667 </span>            : </a>
<a name="668"><span class="lineNum">     668 </span>            :                       );</a>
<a name="669"><span class="lineNum">     669 </span>            : </a>
<a name="670"><span class="lineNum">     670 </span>            :    logic [6:0]                      ecc_check;</a>
<a name="671"><span class="lineNum">     671 </span>            :    logic [38:0]                     error_mask;</a>
<a name="672"><span class="lineNum">     672 </span>            :    logic [38:0]                     din_plus_parity, dout_plus_parity;</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            :    // Generate the ecc bits</a>
<a name="675"><span class="lineNum">     675 </span>            :    assign ecc_check[0] = ecc_in[0]^din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30];</a>
<a name="676"><span class="lineNum">     676 </span>            :    assign ecc_check[1] = ecc_in[1]^din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31];</a>
<a name="677"><span class="lineNum">     677 </span>            :    assign ecc_check[2] = ecc_in[2]^din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31];</a>
<a name="678"><span class="lineNum">     678 </span>            :    assign ecc_check[3] = ecc_in[3]^din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</a>
<a name="679"><span class="lineNum">     679 </span>            :    assign ecc_check[4] = ecc_in[4]^din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25];</a>
<a name="680"><span class="lineNum">     680 </span>            :    assign ecc_check[5] = ecc_in[5]^din[26]^din[27]^din[28]^din[29]^din[30]^din[31];</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :    // This is the parity bit</a>
<a name="683"><span class="lineNum">     683 </span>            :    assign ecc_check[6] = ((^din[31:0])^(^ecc_in[6:0])) &amp; ~sed_ded;</a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span>            :    assign single_ecc_error = en &amp; (ecc_check[6:0] != 0) &amp; ecc_check[6];   // this will never be on for sed_ded</a>
<a name="686"><span class="lineNum">     686 </span>            :    assign double_ecc_error = en &amp; (ecc_check[6:0] != 0) &amp; ~ecc_check[6];  // all errors in the sed_ded case will be recorded as DE</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span>            :    // Generate the mask for error correctiong</a>
<a name="689"><span class="lineNum">     689 </span>            :    for (genvar i=1; i&lt;40; i++) begin</a>
<a name="690"><span class="lineNum">     690 </span>            :       assign error_mask[i-1] = (ecc_check[5:0] == i);</a>
<a name="691"><span class="lineNum">     691 </span>            :    end</a>
<a name="692"><span class="lineNum">     692 </span>            : </a>
<a name="693"><span class="lineNum">     693 </span>            :    // Generate the corrected data</a>
<a name="694"><span class="lineNum">     694 </span>            :    assign din_plus_parity[38:0] = {ecc_in[6], din[31:26], ecc_in[5], din[25:11], ecc_in[4], din[10:4], ecc_in[3], din[3:1], ecc_in[2], din[0], ecc_in[1:0]};</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            :    assign dout_plus_parity[38:0] = single_ecc_error ? (error_mask[38:0] ^ din_plus_parity[38:0]) : din_plus_parity[38:0];</a>
<a name="697"><span class="lineNum">     697 </span>            :    assign dout[31:0]             = {dout_plus_parity[37:32], dout_plus_parity[30:16], dout_plus_parity[14:8], dout_plus_parity[6:4], dout_plus_parity[2]};</a>
<a name="698"><span class="lineNum">     698 </span>            :    assign ecc_out[6:0]           = {(dout_plus_parity[38] ^ (ecc_check[6:0] == 7'b1000000)), dout_plus_parity[31], dout_plus_parity[15], dout_plus_parity[7], dout_plus_parity[3], dout_plus_parity[1:0]};</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : endmodule // rvecc_decode</a>
<a name="701"><span class="lineNum">     701 </span>            : </a>
<a name="702"><span class="lineNum">     702 </span>            : module rvecc_encode_64  (</a>
<a name="703"><span class="lineNum">     703 </span>            :                       input [63:0] din,</a>
<a name="704"><span class="lineNum">     704 </span>            :                       output [6:0] ecc_out</a>
<a name="705"><span class="lineNum">     705 </span>            :                       );</a>
<a name="706"><span class="lineNum">     706 </span>            :   assign ecc_out[0] = din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30]^din[32]^din[34]^din[36]^din[38]^din[40]^din[42]^din[44]^din[46]^din[48]^din[50]^din[52]^din[54]^din[56]^din[57]^din[59]^din[61]^din[63];</a>
<a name="707"><span class="lineNum">     707 </span>            : </a>
<a name="708"><span class="lineNum">     708 </span>            :    assign ecc_out[1] = din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31]^din[32]^din[35]^din[36]^din[39]^din[40]^din[43]^din[44]^din[47]^din[48]^din[51]^din[52]^din[55]^din[56]^din[58]^din[59]^din[62]^din[63];</a>
<a name="709"><span class="lineNum">     709 </span>            : </a>
<a name="710"><span class="lineNum">     710 </span>            :    assign ecc_out[2] = din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31]^din[32]^din[37]^din[38]^din[39]^din[40]^din[45]^din[46]^din[47]^din[48]^din[53]^din[54]^din[55]^din[56]^din[60]^din[61]^din[62]^din[63];</a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            :    assign ecc_out[3] = din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="713"><span class="lineNum">     713 </span>            : </a>
<a name="714"><span class="lineNum">     714 </span>            :    assign ecc_out[4] = din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="715"><span class="lineNum">     715 </span>            : </a>
<a name="716"><span class="lineNum">     716 </span>            :    assign ecc_out[5] = din[26]^din[27]^din[28]^din[29]^din[30]^din[31]^din[32]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :    assign ecc_out[6] = din[57]^din[58]^din[59]^din[60]^din[61]^din[62]^din[63];</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span>            : endmodule // rvecc_encode_64</a>
<a name="721"><span class="lineNum">     721 </span>            : </a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span>            : module rvecc_decode_64  (</a>
<a name="724"><span class="lineNum">     724 </span>            :                       input         en,</a>
<a name="725"><span class="lineNum">     725 </span>            :                       input [63:0]  din,</a>
<a name="726"><span class="lineNum">     726 </span>            :                       input [6:0]   ecc_in,</a>
<a name="727"><span class="lineNum">     727 </span>            :                       output        ecc_error</a>
<a name="728"><span class="lineNum">     728 </span>            :                       );</a>
<a name="729"><span class="lineNum">     729 </span>            : </a>
<a name="730"><span class="lineNum">     730 </span>            :    logic [6:0]                      ecc_check;</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            :    // Generate the ecc bits</a>
<a name="733"><span class="lineNum">     733 </span>            :    assign ecc_check[0] = ecc_in[0]^din[0]^din[1]^din[3]^din[4]^din[6]^din[8]^din[10]^din[11]^din[13]^din[15]^din[17]^din[19]^din[21]^din[23]^din[25]^din[26]^din[28]^din[30]^din[32]^din[34]^din[36]^din[38]^din[40]^din[42]^din[44]^din[46]^din[48]^din[50]^din[52]^din[54]^din[56]^din[57]^din[59]^din[61]^din[63];</a>
<a name="734"><span class="lineNum">     734 </span>            : </a>
<a name="735"><span class="lineNum">     735 </span>            :    assign ecc_check[1] = ecc_in[1]^din[0]^din[2]^din[3]^din[5]^din[6]^din[9]^din[10]^din[12]^din[13]^din[16]^din[17]^din[20]^din[21]^din[24]^din[25]^din[27]^din[28]^din[31]^din[32]^din[35]^din[36]^din[39]^din[40]^din[43]^din[44]^din[47]^din[48]^din[51]^din[52]^din[55]^din[56]^din[58]^din[59]^din[62]^din[63];</a>
<a name="736"><span class="lineNum">     736 </span>            : </a>
<a name="737"><span class="lineNum">     737 </span>            :    assign ecc_check[2] = ecc_in[2]^din[1]^din[2]^din[3]^din[7]^din[8]^din[9]^din[10]^din[14]^din[15]^din[16]^din[17]^din[22]^din[23]^din[24]^din[25]^din[29]^din[30]^din[31]^din[32]^din[37]^din[38]^din[39]^din[40]^din[45]^din[46]^din[47]^din[48]^din[53]^din[54]^din[55]^din[56]^din[60]^din[61]^din[62]^din[63];</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span>            :    assign ecc_check[3] = ecc_in[3]^din[4]^din[5]^din[6]^din[7]^din[8]^din[9]^din[10]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :    assign ecc_check[4] = ecc_in[4]^din[11]^din[12]^din[13]^din[14]^din[15]^din[16]^din[17]^din[18]^din[19]^din[20]^din[21]^din[22]^din[23]^din[24]^din[25]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span>            :    assign ecc_check[5] = ecc_in[5]^din[26]^din[27]^din[28]^din[29]^din[30]^din[31]^din[32]^din[33]^din[34]^din[35]^din[36]^din[37]^din[38]^din[39]^din[40]^din[41]^din[42]^din[43]^din[44]^din[45]^din[46]^din[47]^din[48]^din[49]^din[50]^din[51]^din[52]^din[53]^din[54]^din[55]^din[56];</a>
<a name="744"><span class="lineNum">     744 </span>            : </a>
<a name="745"><span class="lineNum">     745 </span>            :    assign ecc_check[6] = ecc_in[6]^din[57]^din[58]^din[59]^din[60]^din[61]^din[62]^din[63];</a>
<a name="746"><span class="lineNum">     746 </span>            : </a>
<a name="747"><span class="lineNum">     747 </span>            :    assign ecc_error = en &amp; (ecc_check[6:0] != 0);  // all errors in the sed_ded case will be recorded as DE</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            :  endmodule // rvecc_decode_64</a>
<a name="750"><span class="lineNum">     750 </span>            : </a>
<a name="751"><span class="lineNum">     751 </span>            : `ifndef TECH_SPECIFIC_EC_RV_ICG</a>
<a name="752"><span class="lineNum">     752 </span>            : module `TEC_RV_ICG</a>
<a name="753"><span class="lineNum">     753 </span>            :   (</a>
<a name="754"><span class="lineNum">     754 </span>            :    input logic SE, EN, CK,</a>
<a name="755"><span class="lineNum">     755 </span>            :    output Q</a>
<a name="756"><span class="lineNum">     756 </span>            :    );</a>
<a name="757"><span class="lineNum">     757 </span>            : </a>
<a name="758"><span class="lineNum">     758 </span>            :    logic  en_ff;</a>
<a name="759"><span class="lineNum">     759 </span>            :    logic  enable;</a>
<a name="760"><span class="lineNum">     760 </span>            : </a>
<a name="761"><span class="lineNum">     761 </span>            :    assign      enable = EN | SE;</a>
<a name="762"><span class="lineNum">     762 </span>            : </a>
<a name="763"><span class="lineNum">     763 </span>            : `ifdef VERILATOR</a>
<a name="764"><span class="lineNum">     764 </span><span class="lineCov">    1078156 :    always @(negedge CK) begin</span></a>
<a name="765"><span class="lineNum">     765 </span><span class="lineCov">    1078156 :       en_ff &lt;= enable;</span></a>
<a name="766"><span class="lineNum">     766 </span>            :    end</a>
<a name="767"><span class="lineNum">     767 </span>            : `else</a>
<a name="768"><span class="lineNum">     768 </span>            :    always @(CK, enable) begin</a>
<a name="769"><span class="lineNum">     769 </span>            :       if(!CK)</a>
<a name="770"><span class="lineNum">     770 </span>            :         en_ff = enable;</a>
<a name="771"><span class="lineNum">     771 </span>            :    end</a>
<a name="772"><span class="lineNum">     772 </span>            : `endif</a>
<a name="773"><span class="lineNum">     773 </span>            :    assign Q = CK &amp; en_ff;</a>
<a name="774"><span class="lineNum">     774 </span>            : </a>
<a name="775"><span class="lineNum">     775 </span>            : endmodule</a>
<a name="776"><span class="lineNum">     776 </span>            : `endif</a>
<a name="777"><span class="lineNum">     777 </span>            : </a>
<a name="778"><span class="lineNum">     778 </span>            : `ifndef RV_FPGA_OPTIMIZE</a>
<a name="779"><span class="lineNum">     779 </span>            : module rvclkhdr</a>
<a name="780"><span class="lineNum">     780 </span>            :   (</a>
<a name="781"><span class="lineNum">     781 </span>            :    input  logic en,</a>
<a name="782"><span class="lineNum">     782 </span>            :    input  logic clk,</a>
<a name="783"><span class="lineNum">     783 </span>            :    input  logic scan_mode,</a>
<a name="784"><span class="lineNum">     784 </span>            :    output logic l1clk</a>
<a name="785"><span class="lineNum">     785 </span>            :    );</a>
<a name="786"><span class="lineNum">     786 </span>            : </a>
<a name="787"><span class="lineNum">     787 </span>            :    logic   SE;</a>
<a name="788"><span class="lineNum">     788 </span>            :    assign       SE = 0;</a>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<a name="790"><span class="lineNum">     790 </span>            : `ifdef TECH_SPECIFIC_EC_RV_ICG</a>
<a name="791"><span class="lineNum">     791 </span>            :    `USER_EC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</a>
<a name="792"><span class="lineNum">     792 </span>            : `else</a>
<a name="793"><span class="lineNum">     793 </span>            :    `TEC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</a>
<a name="794"><span class="lineNum">     794 </span>            : `endif</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            : endmodule // rvclkhdr</a>
<a name="797"><span class="lineNum">     797 </span>            : `endif</a>
<a name="798"><span class="lineNum">     798 </span>            : </a>
<a name="799"><span class="lineNum">     799 </span>            : module rvoclkhdr</a>
<a name="800"><span class="lineNum">     800 </span>            :   (</a>
<a name="801"><span class="lineNum">     801 </span>            :    input  logic en,</a>
<a name="802"><span class="lineNum">     802 </span>            :    input  logic clk,</a>
<a name="803"><span class="lineNum">     803 </span>            :    input  logic scan_mode,</a>
<a name="804"><span class="lineNum">     804 </span>            :    output logic l1clk</a>
<a name="805"><span class="lineNum">     805 </span>            :    );</a>
<a name="806"><span class="lineNum">     806 </span>            : </a>
<a name="807"><span class="lineNum">     807 </span>            :    logic   SE;</a>
<a name="808"><span class="lineNum">     808 </span>            :    assign       SE = 0;</a>
<a name="809"><span class="lineNum">     809 </span>            : </a>
<a name="810"><span class="lineNum">     810 </span>            : `ifdef RV_FPGA_OPTIMIZE</a>
<a name="811"><span class="lineNum">     811 </span>            :    assign l1clk = clk;</a>
<a name="812"><span class="lineNum">     812 </span>            : `else</a>
<a name="813"><span class="lineNum">     813 </span>            :    `ifdef TECH_SPECIFIC_EC_RV_ICG</a>
<a name="814"><span class="lineNum">     814 </span>            :       `USER_EC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</a>
<a name="815"><span class="lineNum">     815 </span>            :    `else</a>
<a name="816"><span class="lineNum">     816 </span>            :       `TEC_RV_ICG clkhdr ( .*, .EN(en), .CK(clk), .Q(l1clk));</a>
<a name="817"><span class="lineNum">     817 </span>            :     `endif</a>
<a name="818"><span class="lineNum">     818 </span>            : `endif</a>
<a name="819"><span class="lineNum">     819 </span>            : </a>
<a name="820"><span class="lineNum">     820 </span>            : endmodule</a>
<a name="821"><span class="lineNum">     821 </span>            : </a>
<a name="822"><span class="lineNum">     822 </span>            : </a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
