

================================================================
== Vitis HLS Report for 'matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s'
================================================================
* Date:           Wed Jul  2 18:04:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.552 us|  0.552 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- add_bias_to_activations_loop1  |       67|       67|         5|          1|          1|    64|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      31|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       86|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       86|      99|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_88_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln48_fu_82_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  31|          15|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_12_fu_34               |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |activations_addr_reg_121          |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_12_fu_34                        |   7|   0|    7|          0|
    |activations_addr_reg_121          |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  86|  32|   28|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_123_p_din0     |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_123_p_din1     |  out|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_123_p_opcode   |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_123_p_dout0    |   in|   64|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|grp_fu_123_p_ce       |  out|    1|  ap_ctrl_hs|  matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_|  return value|
|activations_address0  |  out|    6|   ap_memory|                                                                       activations|         array|
|activations_ce0       |  out|    1|   ap_memory|                                                                       activations|         array|
|activations_we0       |  out|    1|   ap_memory|                                                                       activations|         array|
|activations_d0        |  out|   64|   ap_memory|                                                                       activations|         array|
|activations_address1  |  out|    6|   ap_memory|                                                                       activations|         array|
|activations_ce1       |  out|    1|   ap_memory|                                                                       activations|         array|
|activations_q1        |   in|   64|   ap_memory|                                                                       activations|         array|
|biases2_address0      |  out|    6|   ap_memory|                                                                           biases2|         array|
|biases2_ce0           |  out|    1|   ap_memory|                                                                           biases2|         array|
|biases2_q0            |   in|   64|   ap_memory|                                                                           biases2|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

