{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705609403226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705609403227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 23:23:22 2024 " "Processing started: Thu Jan 18 23:23:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705609403227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609403227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_CORE -c I2C_CORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609403228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705609403547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CORE " "Found entity 1: I2C_CORE" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609422878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609422878 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_generator.v(31) " "Verilog HDL information at clock_generator.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705609422880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_generator.v(49) " "Verilog HDL information at clock_generator.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1705609422880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Modules/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609422880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609422880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_controller " "Found entity 1: i2c_master_controller" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609422882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609422882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TX " "Found entity 1: FIFO_TX" {  } { { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609422883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609422883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_RX " "Found entity 1: FIFO_RX" {  } { { "../sources/IP/FIFO_RX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609422885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609422885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_CORE " "Elaborating entity \"I2C_CORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705609422974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:clock_generator " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:clock_generator\"" {  } { { "../sources/Top_files/I2C_CORE.v" "clock_generator" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609422977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock_generator.v(74) " "Verilog HDL assignment warning at clock_generator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705609422979 "|I2C_CORE|clock_generator:clock_generator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_generator.v(84) " "Verilog HDL assignment warning at clock_generator.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../sources/Modules/clock_generator.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/clock_generator.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705609422979 "|I2C_CORE|clock_generator:clock_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_controller i2c_master_controller:i2c_master " "Elaborating entity \"i2c_master_controller\" for hierarchy \"i2c_master_controller:i2c_master\"" {  } { { "../sources/Top_files/I2C_CORE.v" "i2c_master" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609422980 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clear_Sr_ i2c_master_controller.v(41) " "Verilog HDL warning at i2c_master_controller.v(41): object clear_Sr_ used but never assigned" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1705609422981 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_byte_reg i2c_master_controller.v(46) " "Verilog HDL or VHDL warning at i2c_master_controller.v(46): object \"data_byte_reg\" assigned a value but never read" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1705609422981 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master_controller.v(167) " "Verilog HDL assignment warning at i2c_master_controller.v(167): truncated value with size 32 to match size of target (3)" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1705609422984 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out i2c_master_controller.v(33) " "Output port \"data_out\" at i2c_master_controller.v(33) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705609422985 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write i2c_master_controller.v(32) " "Output port \"write\" at i2c_master_controller.v(32) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705609422985 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "busy i2c_master_controller.v(34) " "Output port \"busy\" at i2c_master_controller.v(34) has no driver" {  } { { "../sources/Modules/i2c_master_controller.v" "" { Text "/home/turdi/Quartus_projects/sources/Modules/i2c_master_controller.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1705609422985 "|I2C_CORE|i2c_master_controller:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_TX FIFO_TX:FIFO_TX " "Elaborating entity \"FIFO_TX\" for hierarchy \"FIFO_TX:FIFO_TX\"" {  } { { "../sources/Top_files/I2C_CORE.v" "FIFO_TX" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_TX:FIFO_TX\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\"" {  } { { "../sources/IP/FIFO_TX.v" "scfifo_component" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\"" {  } { { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609423392 ""}  } { { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705609423392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b231.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b231 " "Found entity 1: scfifo_b231" {  } { { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b231 FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated " "Elaborating entity \"scfifo_b231\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_up21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_up21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_up21 " "Found entity 1: a_dpfifo_up21" {  } { { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_up21 FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo " "Elaborating entity \"a_dpfifo_up21\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\"" {  } { { "db/scfifo_b231.tdf" "dpfifo" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_fefifo_66e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_up21.tdf" "fifo_state" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|a_fefifo_66e:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "/home/turdi/Quartus_projects/I2C/db/a_fefifo_66e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hm1 " "Found entity 1: altsyncram_6hm1" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hm1 FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram " "Elaborating entity \"altsyncram_6hm1\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\"" {  } { { "db/a_dpfifo_up21.tdf" "FIFOram" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609423714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609423714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_up21.tdf" "rd_ptr_count" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_RX FIFO_RX:FIFO_RX " "Elaborating entity \"FIFO_RX\" for hierarchy \"FIFO_RX:FIFO_RX\"" {  } { { "../sources/Top_files/I2C_CORE.v" "FIFO_RX" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609423733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_RX:FIFO_RX\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\"" {  } { { "../sources/IP/FIFO_RX.v" "scfifo_component" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_RX:FIFO_RX\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\"" {  } { { "../sources/IP/FIFO_RX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_RX:FIFO_RX\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1705609424038 ""}  } { { "../sources/IP/FIFO_RX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1705609424038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h231.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h231 " "Found entity 1: scfifo_h231" {  } { { "db/scfifo_h231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_h231.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h231 FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated " "Elaborating entity \"scfifo_h231\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4q21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4q21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4q21 " "Found entity 1: a_dpfifo_4q21" {  } { { "db/a_dpfifo_4q21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_4q21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4q21 FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo " "Elaborating entity \"a_dpfifo_4q21\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\"" {  } { { "db/scfifo_h231.tdf" "dpfifo" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_h231.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_4q21.tdf" "fifo_state" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_4q21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "/home/turdi/Quartus_projects/I2C/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ihm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ihm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ihm1 " "Found entity 1: altsyncram_ihm1" {  } { { "db/altsyncram_ihm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_ihm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ihm1 FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram " "Elaborating entity \"altsyncram_ihm1\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram\"" {  } { { "db/a_dpfifo_4q21.tdf" "FIFOram" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_4q21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705609424359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609424359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_4q21.tdf" "rd_ptr_count" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_4q21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609424360 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[0\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 40 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[1\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 70 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[2\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 100 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[3\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 130 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[4\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 160 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[5\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 190 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[6\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 220 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[7\] " "Synthesized away node \"FIFO_TX:FIFO_TX\|scfifo:scfifo_component\|scfifo_b231:auto_generated\|a_dpfifo_up21:dpfifo\|altsyncram_6hm1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_6hm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_6hm1.tdf" 250 2 0 } } { "db/a_dpfifo_up21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_up21.tdf" 41 2 0 } } { "db/scfifo_b231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_b231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_TX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_TX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609424495 "|I2C_CORE|FIFO_TX:FIFO_TX|scfifo:scfifo_component|scfifo_b231:auto_generated|a_dpfifo_up21:dpfifo|altsyncram_6hm1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1705609424495 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1705609424495 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "busy GND " "Pin \"busy\" is stuck at GND" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705609425468 "|I2C_CORE|busy"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty_rx VCC " "Pin \"empty_rx\" is stuck at VCC" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1705609425468 "|I2C_CORE|empty_rx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1705609425468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705609425646 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705609426487 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"FIFO_RX:FIFO_RX\|scfifo:scfifo_component\|scfifo_h231:auto_generated\|a_dpfifo_4q21:dpfifo\|altsyncram_ihm1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ihm1.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/altsyncram_ihm1.tdf" 36 2 0 } } { "db/a_dpfifo_4q21.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/a_dpfifo_4q21.tdf" 41 2 0 } } { "db/scfifo_h231.tdf" "" { Text "/home/turdi/Quartus_projects/I2C/db/scfifo_h231.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/home/turdi/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../sources/IP/FIFO_RX.v" "" { Text "/home/turdi/Quartus_projects/sources/IP/FIFO_RX.v" 74 0 0 } } { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 93 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609426496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/turdi/Quartus_projects/I2C/output_files/I2C_CORE.map.smsg " "Generated suppressed messages file /home/turdi/Quartus_projects/I2C/output_files/I2C_CORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609426562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705609426723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705609426723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[1\] " "No output dependent on input pin \"address_rw\[1\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[2\] " "No output dependent on input pin \"address_rw\[2\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[3\] " "No output dependent on input pin \"address_rw\[3\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[4\] " "No output dependent on input pin \"address_rw\[4\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[5\] " "No output dependent on input pin \"address_rw\[5\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[6\] " "No output dependent on input pin \"address_rw\[6\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address_rw\[7\] " "No output dependent on input pin \"address_rw\[7\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|address_rw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sr " "No output dependent on input pin \"Sr\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|Sr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data " "No output dependent on input pin \"rd_data\"" {  } { { "../sources/Top_files/I2C_CORE.v" "" { Text "/home/turdi/Quartus_projects/sources/Top_files/I2C_CORE.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705609426797 "|I2C_CORE|rd_data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705609426797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705609426798 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705609426798 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1705609426798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705609426798 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1705609426798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705609426798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705609426813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 23:23:46 2024 " "Processing ended: Thu Jan 18 23:23:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705609426813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705609426813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705609426813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705609426813 ""}
