// Seed: 578299135
module module_0 ();
  wire id_1, id_2;
  supply0 id_3 = -1 & -1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
);
  assign id_3 = id_3;
  assign id_4 = 1'd0 !== -1;
  assign id_3 = -1 & !id_0;
  module_0 modCall_1 ();
  assign id_3 = 1;
  integer id_5;
endmodule
module module_2 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output wand id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_0 = !1;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  wire id_9;
  and primCall (id_0, id_1, id_2, id_3, id_5, id_6);
  wire id_10, id_11;
endmodule
