
*** Running vivado
    with args -log system_QR_scan_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_QR_scan_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_QR_scan_0_0.tcl -notrace
Command: synth_design -top system_QR_scan_0_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7896 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 383.570 ; gain = 102.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_QR_scan_0_0' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_QR_scan_0_0/synth/system_QR_scan_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'QR_scan' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:12]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 33'b100000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:76]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:275]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:276]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:277]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:278]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:279]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:280]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:281]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:282]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:283]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:284]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:285]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:286]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:287]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:290]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:293]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:296]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:299]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:302]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:305]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:308]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:311]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:314]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:317]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:320]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:323]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'QR_scan_mul_mul_1bkb' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_mul_mul_1bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QR_scan_mul_mul_1bkb_DSP48_0' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_mul_mul_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_mul_mul_1bkb_DSP48_0' (1#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_mul_mul_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_mul_mul_1bkb' (2#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_mul_mul_1bkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submulcud' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submulcud_DSP48_1' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submulcud_DSP48_1' (3#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submulcud' (4#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:34]
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submuldEe' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuldEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submuldEe_DSP48_2' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuldEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submuldEe_DSP48_2' (5#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuldEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submuldEe' (6#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuldEe.v:34]
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submuleOg' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'QR_scan_am_submuleOg_DSP48_3' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submuleOg_DSP48_3' (7#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan_am_submuleOg' (8#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1137]
INFO: [Synth 8-6155] done synthesizing module 'QR_scan' (9#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_QR_scan_0_0' (10#1) [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_QR_scan_0_0/synth/system_QR_scan_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 438.328 ; gain = 157.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 438.328 ; gain = 157.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 438.328 ; gain = 157.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_QR_scan_0_0/constraints/QR_scan_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_QR_scan_0_0/constraints/QR_scan_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_QR_scan_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_QR_scan_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 744.719 ; gain = 1.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 744.719 ; gain = 463.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 744.719 ; gain = 463.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_QR_scan_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 744.719 ; gain = 463.793
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rhs_V_1_cast_reg_1204_reg[4:0]' into 'rhs_V_1_cast8_reg_1198_reg[4:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:630]
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast_reg_1216_reg[3:0]' into 'rhs_V_2_cast7_reg_1210_reg[3:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:632]
INFO: [Synth 8-4471] merging register 'rhs_V_3_cast_reg_1228_reg[4:0]' into 'rhs_V_3_cast6_reg_1222_reg[4:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:634]
INFO: [Synth 8-4471] merging register 'rhs_V_4_cast_reg_1240_reg[4:0]' into 'rhs_V_4_cast5_reg_1234_reg[4:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:636]
INFO: [Synth 8-4471] merging register 'rhs_V_5_cast_reg_1252_reg[7:0]' into 'rhs_V_5_cast4_reg_1246_reg[7:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:638]
INFO: [Synth 8-4471] merging register 'rhs_V_6_cast_reg_1264_reg[7:0]' into 'rhs_V_6_cast3_reg_1258_reg[7:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:640]
INFO: [Synth 8-4471] merging register 'tmp_5_reg_1178_reg[0:0]' into 'tmp_3_reg_1173_reg[0:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1447]
INFO: [Synth 8-4471] merging register 'rhs_V_2_cast7_reg_1210_reg[9:4]' into 'rhs_V_1_cast_reg_1204_reg[10:5]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1175]
INFO: [Synth 8-4471] merging register 'rhs_V_3_cast6_reg_1222_reg[9:5]' into 'rhs_V_1_cast8_reg_1198_reg[9:5]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1179]
INFO: [Synth 8-4471] merging register 'rhs_V_3_cast_reg_1228_reg[10:5]' into 'rhs_V_1_cast_reg_1204_reg[10:5]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1113]
INFO: [Synth 8-4471] merging register 'rhs_V_4_cast5_reg_1234_reg[9:5]' into 'rhs_V_1_cast8_reg_1198_reg[9:5]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1183]
INFO: [Synth 8-4471] merging register 'rhs_V_4_cast_reg_1240_reg[10:5]' into 'rhs_V_1_cast_reg_1204_reg[10:5]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1119]
INFO: [Synth 8-4471] merging register 'rhs_V_6_cast3_reg_1258_reg[9:8]' into 'rhs_V_5_cast4_reg_1246_reg[9:8]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1167]
INFO: [Synth 8-4471] merging register 'rhs_V_6_cast_reg_1264_reg[10:8]' into 'rhs_V_5_cast_reg_1252_reg[10:8]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1131]
INFO: [Synth 8-4471] merging register 'lhs_V_1_cast_reg_1524_reg[10:10]' into 'tmp_3_reg_1173_reg[0:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1177]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_1366_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:678]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_1356_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_1346_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:674]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_1336_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:672]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_1376_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:680]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_1319_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:671]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_1386_reg' and it is trimmed from '19' to '18' bits. [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:682]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_6_fu_404_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:1405]
INFO: [Synth 8-5544] ROM "tmp_6_fu_404_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 744.719 ; gain = 463.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 25    
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 19    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module QR_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 25    
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               19 Bit    Registers := 6     
	               18 Bit    Registers := 19    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 24    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'r_V_12_reg_291_reg[5:0]' into 'r_V_12_reg_291_reg[5:0]' [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:569]
WARNING: [Synth 8-6014] Unused sequential element r_V_12_reg_291_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:569]
WARNING: [Synth 8-6014] Unused sequential element r_V_10_reg_1309_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:659]
WARNING: [Synth 8-6014] Unused sequential element r_V_13_reg_1304_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:660]
WARNING: [Synth 8-6014] Unused sequential element r_V_8_reg_1299_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:664]
WARNING: [Synth 8-6014] Unused sequential element r_V_6_reg_1294_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:663]
WARNING: [Synth 8-6014] Unused sequential element r_V_4_reg_1289_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:662]
WARNING: [Synth 8-6014] Unused sequential element r_V_2_reg_1284_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:661]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:26]
WARNING: [Synth 8-6014] Unused sequential element x_reg_1278_reg was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan.v:665]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuldEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submulcud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/Desktop/night0717/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ipshared/f056/hdl/verilog/QR_scan_am_submuleOg.v:26]
DSP Report: Generating DSP tmp_10_reg_1319_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register x_reg_1278_reg is absorbed into DSP tmp_10_reg_1319_reg.
DSP Report: register tmp_10_reg_1319_reg is absorbed into DSP tmp_10_reg_1319_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U1/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_10_reg_1319_reg.
DSP Report: Generating DSP tmp_23_reg_1391_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_23_reg_1391_reg.
DSP Report: register A is absorbed into DSP tmp_23_reg_1391_reg.
DSP Report: register tmp_23_reg_1391_reg is absorbed into DSP tmp_23_reg_1391_reg.
DSP Report: operator QR_scan_am_submuleOg_U13/QR_scan_am_submuleOg_DSP48_3_U/m is absorbed into DSP tmp_23_reg_1391_reg.
DSP Report: operator QR_scan_am_submuleOg_U13/QR_scan_am_submuleOg_DSP48_3_U/ad is absorbed into DSP tmp_23_reg_1391_reg.
DSP Report: Generating DSP tmp_22_reg_1386_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_10_reg_1309_reg is absorbed into DSP tmp_22_reg_1386_reg.
DSP Report: register tmp_22_reg_1386_reg is absorbed into DSP tmp_22_reg_1386_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U12/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_22_reg_1386_reg.
DSP Report: Generating DSP tmp_21_reg_1381_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_21_reg_1381_reg.
DSP Report: register A is absorbed into DSP tmp_21_reg_1381_reg.
DSP Report: register tmp_21_reg_1381_reg is absorbed into DSP tmp_21_reg_1381_reg.
DSP Report: operator QR_scan_am_submuleOg_U11/QR_scan_am_submuleOg_DSP48_3_U/m is absorbed into DSP tmp_21_reg_1381_reg.
DSP Report: operator QR_scan_am_submuleOg_U11/QR_scan_am_submuleOg_DSP48_3_U/ad is absorbed into DSP tmp_21_reg_1381_reg.
DSP Report: Generating DSP tmp_19_reg_1376_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_13_reg_1304_reg is absorbed into DSP tmp_19_reg_1376_reg.
DSP Report: register tmp_19_reg_1376_reg is absorbed into DSP tmp_19_reg_1376_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U10/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_19_reg_1376_reg.
DSP Report: Generating DSP tmp_18_reg_1371_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_18_reg_1371_reg.
DSP Report: register rhs_V_4_cast5_reg_1234_reg is absorbed into DSP tmp_18_reg_1371_reg.
DSP Report: register tmp_18_reg_1371_reg is absorbed into DSP tmp_18_reg_1371_reg.
DSP Report: operator QR_scan_am_submulcud_U9/QR_scan_am_submulcud_DSP48_1_U/m is absorbed into DSP tmp_18_reg_1371_reg.
DSP Report: operator QR_scan_am_submulcud_U9/QR_scan_am_submulcud_DSP48_1_U/ad is absorbed into DSP tmp_18_reg_1371_reg.
DSP Report: Generating DSP tmp_17_reg_1366_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_8_reg_1299_reg is absorbed into DSP tmp_17_reg_1366_reg.
DSP Report: register tmp_17_reg_1366_reg is absorbed into DSP tmp_17_reg_1366_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U8/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_17_reg_1366_reg.
DSP Report: Generating DSP tmp_16_reg_1361_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_16_reg_1361_reg.
DSP Report: register rhs_V_3_cast6_reg_1222_reg is absorbed into DSP tmp_16_reg_1361_reg.
DSP Report: register tmp_16_reg_1361_reg is absorbed into DSP tmp_16_reg_1361_reg.
DSP Report: operator QR_scan_am_submulcud_U7/QR_scan_am_submulcud_DSP48_1_U/m is absorbed into DSP tmp_16_reg_1361_reg.
DSP Report: operator QR_scan_am_submulcud_U7/QR_scan_am_submulcud_DSP48_1_U/ad is absorbed into DSP tmp_16_reg_1361_reg.
DSP Report: Generating DSP tmp_15_reg_1356_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_6_reg_1294_reg is absorbed into DSP tmp_15_reg_1356_reg.
DSP Report: register tmp_15_reg_1356_reg is absorbed into DSP tmp_15_reg_1356_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U6/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_15_reg_1356_reg.
DSP Report: Generating DSP tmp_14_reg_1351_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_14_reg_1351_reg.
DSP Report: register rhs_V_2_cast7_reg_1210_reg is absorbed into DSP tmp_14_reg_1351_reg.
DSP Report: register tmp_14_reg_1351_reg is absorbed into DSP tmp_14_reg_1351_reg.
DSP Report: operator QR_scan_am_submuldEe_U5/QR_scan_am_submuldEe_DSP48_2_U/m is absorbed into DSP tmp_14_reg_1351_reg.
DSP Report: operator QR_scan_am_submuldEe_U5/QR_scan_am_submuldEe_DSP48_2_U/ad is absorbed into DSP tmp_14_reg_1351_reg.
DSP Report: Generating DSP tmp_13_reg_1346_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_4_reg_1289_reg is absorbed into DSP tmp_13_reg_1346_reg.
DSP Report: register tmp_13_reg_1346_reg is absorbed into DSP tmp_13_reg_1346_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U4/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_13_reg_1346_reg.
DSP Report: Generating DSP tmp_12_reg_1341_reg, operation Mode is: ((D'-A2)*(B:0x190))'.
DSP Report: register D is absorbed into DSP tmp_12_reg_1341_reg.
DSP Report: register rhs_V_1_cast8_reg_1198_reg is absorbed into DSP tmp_12_reg_1341_reg.
DSP Report: register tmp_12_reg_1341_reg is absorbed into DSP tmp_12_reg_1341_reg.
DSP Report: operator QR_scan_am_submulcud_U3/QR_scan_am_submulcud_DSP48_1_U/m is absorbed into DSP tmp_12_reg_1341_reg.
DSP Report: operator QR_scan_am_submulcud_U3/QR_scan_am_submulcud_DSP48_1_U/ad is absorbed into DSP tmp_12_reg_1341_reg.
DSP Report: Generating DSP tmp_11_reg_1336_reg, operation Mode is: (A2*(B:0x190))'.
DSP Report: register r_V_2_reg_1284_reg is absorbed into DSP tmp_11_reg_1336_reg.
DSP Report: register tmp_11_reg_1336_reg is absorbed into DSP tmp_11_reg_1336_reg.
DSP Report: operator QR_scan_mul_mul_1bkb_U2/QR_scan_mul_mul_1bkb_DSP48_0_U/p is absorbed into DSP tmp_11_reg_1336_reg.
INFO: [Synth 8-3886] merging instance 'inst/next_mul_reg_1160_reg[9]' (FDE) to 'inst/p_1_out[0]'
INFO: [Synth 8-3886] merging instance 'inst/next_mul_reg_1160_reg[10]' (FDE) to 'inst/p_1_out[1]'
INFO: [Synth 8-3886] merging instance 'inst/next_mul_reg_1160_reg[11]' (FDE) to 'inst/p_1_out[2]'
INFO: [Synth 8-3886] merging instance 'inst/phi_mul_reg_280_reg[9]' (FDRE) to 'inst/B[0]'
INFO: [Synth 8-3886] merging instance 'inst/phi_mul_reg_280_reg[10]' (FDRE) to 'inst/B[1]'
INFO: [Synth 8-3886] merging instance 'inst/phi_mul_reg_280_reg[11]' (FDRE) to 'inst/B[2]'
INFO: [Synth 8-3886] merging instance 'inst/j_V_2_cast_reg_1186_reg[0]' (FDE) to 'inst/r_V_reg_1192_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/j_V_2_cast_reg_1186_reg[6]' (FDE) to 'inst/r_V_reg_1192_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/P[1]' (FDE) to 'inst/P[4]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[4]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[5]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[6]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[7]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[8]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[9]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast_reg_1216_reg[10]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_3_cast6_reg_1222_reg[0]' (FDE) to 'inst/rhs_V_4_cast5_reg_1234_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[5]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[6]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[7]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[8]' (FD) to 'inst/rhs_V_1_cast8_reg_1198_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[9]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[5]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[6]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[7]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[8]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[9]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast_reg_1204_reg[10]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_5_cast4_reg_1246_reg[9]' (FD) to 'inst/rhs_V_5_cast4_reg_1246_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_5_cast4_reg_1246_reg[8]' (FD) to 'inst/tmp_3_reg_1173_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_5_cast_reg_1252_reg[8]' (FD) to 'inst/tmp_3_reg_1173_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_5_cast_reg_1252_reg[9]' (FD) to 'inst/tmp_3_reg_1173_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_3_reg_1173_reg[0]' (FD) to 'inst/rhs_V_5_cast_reg_1252_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_5_cast_reg_1252_reg[10] )
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module QR_scan.
WARNING: [Synth 8-3332] Sequential element (P[0]__0) is unused and will be removed from module QR_scan.
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_1_cast8_reg_1198_reg[0]' (FDE) to 'inst/rhs_V_5_cast4_reg_1246_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:11 . Memory (MB): peak = 744.719 ; gain = 463.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 8      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 8      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 5      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 5      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 4      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|QR_scan     | ((D'-A2)*(B:0x190))' | 5      | 10     | -      | 11     | 22     | 1    | 0    | -    | 1    | 0     | 1    | 0    | 
|QR_scan     | (A2*(B:0x190))'      | 10     | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:54 . Memory (MB): peak = 780.582 ; gain = 499.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:02:02 . Memory (MB): peak = 831.547 ; gain = 550.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/rhs_V_2_cast7_reg_1210_reg[0]' (FDE) to 'inst/rhs_V_5_cast4_reg_1246_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_reg_1192_reg[7]' (FDE) to 'inst/rhs_V_5_cast4_reg_1246_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/r_V_reg_1192_reg[8]' (FDE) to 'inst/rhs_V_5_cast4_reg_1246_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\rhs_V_5_cast4_reg_1246_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:02:07 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:09 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   196|
|2     |DSP48E1_2 |     7|
|3     |DSP48E1_3 |     6|
|4     |LUT1      |    42|
|5     |LUT2      |   450|
|6     |LUT3      |    55|
|7     |LUT4      |    55|
|8     |LUT5      |    44|
|9     |LUT6      |   223|
|10    |FDRE      |   386|
|11    |FDSE      |     3|
+------+----------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  1467|
|2     |  inst   |QR_scan |  1467|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:10 . Memory (MB): peak = 845.406 ; gain = 564.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:41 . Memory (MB): peak = 845.406 ; gain = 258.090
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:11 . Memory (MB): peak = 845.406 ; gain = 564.480
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_QR_scan_0_0' is not ideal for floorplanning, since the cellview 'QR_scan' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:18 . Memory (MB): peak = 845.406 ; gain = 575.445
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Desktop/night0717/spartan_cam/spartan_cam.runs/system_QR_scan_0_0_synth_1/system_QR_scan_0_0.dcp' has been generated.
