Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 22:27:23 2024
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 122 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 122 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 292 pins that are not constrained for maximum delay. (HIGH)

 There are 384 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.963        0.000                      0                 2824        0.139        0.000                      0                 2824       49.500        0.000                       0                  1676  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        66.963        0.000                      0                 2824        0.139        0.000                      0                 2824       49.500        0.000                       0                  1676  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       66.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.963ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[16][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.911ns  (logic 3.368ns (10.234%)  route 29.543ns (89.766%))
  Logic Levels:           17  (LUT5=4 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.343    32.972    u_dm/rf[31][31]_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    33.096 r  u_dm/rf[31][26]_i_2/O
                         net (fo=8, routed)           1.661    34.757    u_alu/rf_reg[31][25]_2
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    34.881 r  u_alu/rf[31][25]_i_1/O
                         net (fo=31, routed)          3.260    38.141    u_rf/WD[25]
    SLICE_X33Y87         FDCE                                         r  u_rf/rf_reg[16][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.516   104.939    u_rf/clk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  u_rf/rf_reg[16][25]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X33Y87         FDCE (Setup_fdce_C_D)       -0.058   105.104    u_rf/rf_reg[16][25]
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -38.141    
  -------------------------------------------------------------------
                         slack                                 66.963    

Slack (MET) :             67.110ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[20][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.762ns  (logic 3.368ns (10.280%)  route 29.394ns (89.720%))
  Logic Levels:           17  (LUT5=4 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.343    32.972    u_dm/rf[31][31]_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    33.096 r  u_dm/rf[31][26]_i_2/O
                         net (fo=8, routed)           1.661    34.757    u_alu/rf_reg[31][25]_2
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    34.881 r  u_alu/rf[31][25]_i_1/O
                         net (fo=31, routed)          3.112    37.993    u_rf/WD[25]
    SLICE_X36Y87         FDCE                                         r  u_rf/rf_reg[20][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.515   104.938    u_rf/clk_IBUF_BUFG
    SLICE_X36Y87         FDCE                                         r  u_rf/rf_reg[20][25]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X36Y87         FDCE (Setup_fdce_C_D)       -0.058   105.103    u_rf/rf_reg[20][25]
  -------------------------------------------------------------------
                         required time                        105.103    
                         arrival time                         -37.993    
  -------------------------------------------------------------------
                         slack                                 67.110    

Slack (MET) :             67.261ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[16][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.625ns  (logic 3.368ns (10.323%)  route 29.257ns (89.677%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.328    32.957    u_dm/rf[31][31]_i_12_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.081 r  u_dm/rf[31][31]_i_5/O
                         net (fo=4, routed)           1.657    34.738    u_dm/rf[31][31]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    34.862 r  u_dm/rf[31][30]_i_1/O
                         net (fo=31, routed)          2.994    37.856    u_rf/WD[30]
    SLICE_X34Y88         FDCE                                         r  u_rf/rf_reg[16][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.516   104.939    u_rf/clk_IBUF_BUFG
    SLICE_X34Y88         FDCE                                         r  u_rf/rf_reg[16][30]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X34Y88         FDCE (Setup_fdce_C_D)       -0.045   105.117    u_rf/rf_reg[16][30]
  -------------------------------------------------------------------
                         required time                        105.117    
                         arrival time                         -37.856    
  -------------------------------------------------------------------
                         slack                                 67.261    

Slack (MET) :             67.298ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[23][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.576ns  (logic 3.368ns (10.339%)  route 29.208ns (89.661%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.328    32.957    u_dm/rf[31][31]_i_12_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.081 r  u_dm/rf[31][31]_i_5/O
                         net (fo=4, routed)           1.657    34.738    u_dm/rf[31][31]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    34.862 r  u_dm/rf[31][30]_i_1/O
                         net (fo=31, routed)          2.945    37.807    u_rf/WD[30]
    SLICE_X35Y88         FDCE                                         r  u_rf/rf_reg[23][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.516   104.939    u_rf/clk_IBUF_BUFG
    SLICE_X35Y88         FDCE                                         r  u_rf/rf_reg[23][30]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X35Y88         FDCE (Setup_fdce_C_D)       -0.058   105.104    u_rf/rf_reg[23][30]
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -37.807    
  -------------------------------------------------------------------
                         slack                                 67.298    

Slack (MET) :             67.326ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[12][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.547ns  (logic 3.368ns (10.348%)  route 29.179ns (89.652%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.328    32.957    u_dm/rf[31][31]_i_12_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.081 r  u_dm/rf[31][31]_i_5/O
                         net (fo=4, routed)           1.657    34.738    u_dm/rf[31][31]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    34.862 r  u_dm/rf[31][30]_i_1/O
                         net (fo=31, routed)          2.916    37.778    u_rf/WD[30]
    SLICE_X32Y87         FDCE                                         r  u_rf/rf_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.516   104.939    u_rf/clk_IBUF_BUFG
    SLICE_X32Y87         FDCE                                         r  u_rf/rf_reg[12][30]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X32Y87         FDCE (Setup_fdce_C_D)       -0.058   105.104    u_rf/rf_reg[12][30]
  -------------------------------------------------------------------
                         required time                        105.104    
                         arrival time                         -37.778    
  -------------------------------------------------------------------
                         slack                                 67.326    

Slack (MET) :             67.333ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[29][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.530ns  (logic 3.596ns (11.054%)  route 28.934ns (88.946%))
  Logic Levels:           17  (LUT4=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 104.937 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.323    32.952    u_dm/rf[31][31]_i_12_n_0
    SLICE_X43Y59         LUT4 (Prop_lut4_I2_O)        0.150    33.102 r  u_dm/rf[31][16]_i_2/O
                         net (fo=1, routed)           1.498    34.599    u_dm/rf[31][16]_i_2_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I0_O)        0.326    34.925 r  u_dm/rf[31][16]_i_1/O
                         net (fo=31, routed)          2.835    37.761    u_rf/WD[16]
    SLICE_X33Y84         FDCE                                         r  u_rf/rf_reg[29][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.514   104.937    u_rf/clk_IBUF_BUFG
    SLICE_X33Y84         FDCE                                         r  u_rf/rf_reg[29][16]/C
                         clock pessimism              0.259   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X33Y84         FDCE (Setup_fdce_C_D)       -0.067   105.093    u_rf/rf_reg[29][16]
  -------------------------------------------------------------------
                         required time                        105.093    
                         arrival time                         -37.761    
  -------------------------------------------------------------------
                         slack                                 67.333    

Slack (MET) :             67.381ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[18][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.505ns  (logic 3.368ns (10.361%)  route 29.137ns (89.638%))
  Logic Levels:           17  (LUT5=4 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 104.938 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.343    32.972    u_dm/rf[31][31]_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    33.096 r  u_dm/rf[31][26]_i_2/O
                         net (fo=8, routed)           1.661    34.757    u_alu/rf_reg[31][25]_2
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    34.881 r  u_alu/rf[31][25]_i_1/O
                         net (fo=31, routed)          2.855    37.736    u_rf/WD[25]
    SLICE_X34Y87         FDCE                                         r  u_rf/rf_reg[18][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.515   104.938    u_rf/clk_IBUF_BUFG
    SLICE_X34Y87         FDCE                                         r  u_rf/rf_reg[18][25]/C
                         clock pessimism              0.259   105.197    
                         clock uncertainty           -0.035   105.161    
    SLICE_X34Y87         FDCE (Setup_fdce_C_D)       -0.045   105.116    u_rf/rf_reg[18][25]
  -------------------------------------------------------------------
                         required time                        105.116    
                         arrival time                         -37.736    
  -------------------------------------------------------------------
                         slack                                 67.381    

Slack (MET) :             67.390ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[10][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.476ns  (logic 3.368ns (10.371%)  route 29.108ns (89.629%))
  Logic Levels:           17  (LUT5=4 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.343    32.972    u_dm/rf[31][31]_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    33.096 r  u_dm/rf[31][26]_i_2/O
                         net (fo=8, routed)           1.661    34.757    u_alu/rf_reg[31][25]_2
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    34.881 r  u_alu/rf[31][25]_i_1/O
                         net (fo=31, routed)          2.826    37.707    u_rf/WD[25]
    SLICE_X31Y88         FDCE                                         r  u_rf/rf_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.517   104.940    u_rf/clk_IBUF_BUFG
    SLICE_X31Y88         FDCE                                         r  u_rf/rf_reg[10][25]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X31Y88         FDCE (Setup_fdce_C_D)       -0.067   105.096    u_rf/rf_reg[10][25]
  -------------------------------------------------------------------
                         required time                        105.096    
                         arrival time                         -37.707    
  -------------------------------------------------------------------
                         slack                                 67.390    

Slack (MET) :             67.393ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[23][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.478ns  (logic 3.368ns (10.370%)  route 29.110ns (89.630%))
  Logic Levels:           17  (LUT5=4 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 104.939 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.343    32.972    u_dm/rf[31][31]_i_12_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I4_O)        0.124    33.096 r  u_dm/rf[31][26]_i_2/O
                         net (fo=8, routed)           1.661    34.757    u_alu/rf_reg[31][25]_2
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.124    34.881 r  u_alu/rf[31][25]_i_1/O
                         net (fo=31, routed)          2.827    37.709    u_rf/WD[25]
    SLICE_X35Y88         FDCE                                         r  u_rf/rf_reg[23][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.516   104.939    u_rf/clk_IBUF_BUFG
    SLICE_X35Y88         FDCE                                         r  u_rf/rf_reg[23][25]/C
                         clock pessimism              0.259   105.198    
                         clock uncertainty           -0.035   105.162    
    SLICE_X35Y88         FDCE (Setup_fdce_C_D)       -0.061   105.101    u_rf/rf_reg[23][25]
  -------------------------------------------------------------------
                         required time                        105.101    
                         arrival time                         -37.709    
  -------------------------------------------------------------------
                         slack                                 67.393    

Slack (MET) :             67.408ns  (required time - arrival time)
  Source:                 PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[15][30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.444ns  (logic 3.368ns (10.381%)  route 29.076ns (89.619%))
  Logic Levels:           17  (LUT3=1 LUT5=3 LUT6=8 MUXF7=3 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 104.940 - 100.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.628     5.231    clk_IBUF_BUFG
    SLICE_X45Y65         FDCE                                         r  PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  PC_reg[4]/Q
                         net (fo=36, routed)          1.882     7.569    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/A2
    SLICE_X38Y63         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.115     7.684 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_16_16/SP/O
                         net (fo=259, routed)         7.654    15.338    u_rf/spo[16]
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.124    15.462 r  u_rf/A_inferred_i_307/O
                         net (fo=1, routed)           0.000    15.462    u_rf/A_inferred_i_307_n_0
    SLICE_X53Y90         MUXF7 (Prop_muxf7_I1_O)      0.245    15.707 r  u_rf/A_inferred_i_122/O
                         net (fo=1, routed)           0.638    16.344    u_rf/A_inferred_i_122_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.298    16.642 r  u_rf/A_inferred_i_48/O
                         net (fo=5, routed)           1.621    18.264    u_rf/RD1[17]
    SLICE_X41Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.388 r  u_rf/A_inferred_i_15/O
                         net (fo=18, routed)          1.975    20.363    u_alu/in0[17]
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  u_alu/ALUout_inferred_i_562/O
                         net (fo=1, routed)           0.665    21.152    u_alu/ALUout_inferred_i_562_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124    21.276 r  u_alu/ALUout_inferred_i_437/O
                         net (fo=3, routed)           0.796    22.072    u_alu/ALUout_inferred_i_437_n_0
    SLICE_X31Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.196 r  u_alu/ALUout_inferred_i_435/O
                         net (fo=1, routed)           0.310    22.506    u_alu/data9[1]
    SLICE_X34Y62         LUT5 (Prop_lut5_I0_O)        0.124    22.630 r  u_alu/ALUout_inferred_i_233/O
                         net (fo=1, routed)           0.579    23.210    u_alu/ALUout_inferred_i_233_n_0
    SLICE_X33Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.334 r  u_alu/ALUout_inferred_i_97/O
                         net (fo=1, routed)           0.000    23.334    u_alu/ALUout_inferred_i_97_n_0
    SLICE_X33Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    23.546 r  u_alu/ALUout_inferred_i_31/O
                         net (fo=690, routed)         6.332    29.878    u_dm/rf_reg[31][27][1]
    SLICE_X52Y45         LUT6 (Prop_lut6_I2_O)        0.299    30.177 r  u_dm/rf[31][31]_i_63/O
                         net (fo=1, routed)           0.000    30.177    u_dm/rf[31][31]_i_63_n_0
    SLICE_X52Y45         MUXF7 (Prop_muxf7_I1_O)      0.217    30.394 r  u_dm/rf_reg[31][31]_i_37/O
                         net (fo=1, routed)           0.000    30.394    u_dm/rf_reg[31][31]_i_37_n_0
    SLICE_X52Y45         MUXF8 (Prop_muxf8_I1_O)      0.094    30.488 r  u_dm/rf_reg[31][31]_i_21/O
                         net (fo=1, routed)           0.825    31.313    u_dm/rf_reg[31][31]_i_21_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316    31.629 r  u_dm/rf[31][31]_i_12/O
                         net (fo=8, routed)           1.328    32.957    u_dm/rf[31][31]_i_12_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.081 r  u_dm/rf[31][31]_i_5/O
                         net (fo=4, routed)           1.657    34.738    u_dm/rf[31][31]_i_5_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    34.862 r  u_dm/rf[31][30]_i_1/O
                         net (fo=31, routed)          2.812    37.674    u_rf/WD[30]
    SLICE_X33Y88         FDCE                                         r  u_rf/rf_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        1.517   104.940    u_rf/clk_IBUF_BUFG
    SLICE_X33Y88         FDCE                                         r  u_rf/rf_reg[15][30]/C
                         clock pessimism              0.259   105.199    
                         clock uncertainty           -0.035   105.163    
    SLICE_X33Y88         FDCE (Setup_fdce_C_D)       -0.081   105.082    u_rf/rf_reg[15][30]
  -------------------------------------------------------------------
                         required time                        105.082    
                         arrival time                         -37.674    
  -------------------------------------------------------------------
                         slack                                 67.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.563     1.482    u_rf/clk_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  u_rf/rf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  u_rf/rf_reg[0][0]/Q
                         net (fo=4, routed)           0.068     1.691    u_rf/D[0]
    SLICE_X59Y62         FDCE                                         r  u_rf/rf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.833     1.998    u_rf/clk_IBUF_BUFG
    SLICE_X59Y62         FDCE                                         r  u_rf/rf_reg[0][0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X59Y62         FDCE (Hold_fdce_C_D)         0.070     1.552    u_rf/rf_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.554     1.473    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_rf/rf_reg[0][10]/Q
                         net (fo=4, routed)           0.068     1.682    u_rf/D[10]
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.822     1.987    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y76         FDCE (Hold_fdce_C_D)         0.070     1.543    u_rf/rf_reg[0][10]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.554     1.473    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_rf/rf_reg[0][2]/Q
                         net (fo=4, routed)           0.068     1.682    u_rf/D[2]
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.822     1.987    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y76         FDCE (Hold_fdce_C_D)         0.070     1.543    u_rf/rf_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.559     1.478    u_rf/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  u_rf/rf_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  u_rf/rf_reg[0][16]/Q
                         net (fo=4, routed)           0.068     1.687    u_rf/D[16]
    SLICE_X31Y76         FDCE                                         r  u_rf/rf_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.827     1.992    u_rf/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  u_rf/rf_reg[0][16]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.070     1.548    u_rf/rf_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.562     1.481    u_rf/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_rf/rf_reg[0][6]/Q
                         net (fo=4, routed)           0.071     1.693    u_rf/D[6]
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.831     1.996    u_rf/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][6]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X48Y65         FDCE (Hold_fdce_C_D)         0.070     1.551    u_rf/rf_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.554     1.473    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_rf/rf_reg[0][13]/Q
                         net (fo=4, routed)           0.068     1.682    u_rf/D[13]
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.822     1.987    u_rf/clk_IBUF_BUFG
    SLICE_X59Y76         FDCE                                         r  u_rf/rf_reg[0][13]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y76         FDCE (Hold_fdce_C_D)         0.066     1.539    u_rf/rf_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.562     1.481    u_rf/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_rf/rf_reg[0][1]/Q
                         net (fo=4, routed)           0.070     1.692    u_rf/D[1]
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.831     1.996    u_rf/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  u_rf/rf_reg[0][1]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X48Y65         FDCE (Hold_fdce_C_D)         0.066     1.547    u_rf/rf_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.562     1.481    u_rf/clk_IBUF_BUFG
    SLICE_X52Y61         FDCE                                         r  u_rf/rf_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  u_rf/rf_reg[0][4]/Q
                         net (fo=4, routed)           0.077     1.700    u_rf/D[4]
    SLICE_X52Y61         FDCE                                         r  u_rf/rf_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.832     1.997    u_rf/clk_IBUF_BUFG
    SLICE_X52Y61         FDCE                                         r  u_rf/rf_reg[0][4]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X52Y61         FDCE (Hold_fdce_C_D)         0.070     1.551    u_rf/rf_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.558     1.477    u_rf/clk_IBUF_BUFG
    SLICE_X52Y82         FDCE                                         r  u_rf/rf_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  u_rf/rf_reg[0][11]/Q
                         net (fo=4, routed)           0.077     1.696    u_rf/D[11]
    SLICE_X52Y82         FDCE                                         r  u_rf/rf_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.826     1.991    u_rf/clk_IBUF_BUFG
    SLICE_X52Y82         FDCE                                         r  u_rf/rf_reg[0][11]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X52Y82         FDCE (Hold_fdce_C_D)         0.070     1.547    u_rf/rf_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.566     1.485    u_rf/clk_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  u_rf/rf_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_rf/rf_reg[0][19]/Q
                         net (fo=4, routed)           0.080     1.707    u_rf/D[19]
    SLICE_X37Y84         FDCE                                         r  u_rf/rf_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1675, routed)        0.835     2.000    u_rf/clk_IBUF_BUFG
    SLICE_X37Y84         FDCE                                         r  u_rf/rf_reg[0][19]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X37Y84         FDCE (Hold_fdce_C_D)         0.070     1.555    u_rf/rf_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X40Y65    PC_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y67    PC_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y67    PC_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X43Y66    PC_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y68    PC_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X45Y68    PC_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X46Y69    PC_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X43Y68    PC_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X41Y69    PC_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y67    PC_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y67    PC_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y76    u_rf/rf_reg[11][31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y73    u_rf/rf_reg[11][5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y85    u_rf/rf_reg[11][7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X52Y71    u_rf/rf_reg[22][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X48Y86    u_rf/rf_reg[3][26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y71    PC_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y71    PC_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X45Y67    PC_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X43Y66    PC_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y69    PC_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y69    PC_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y69    PC_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y70    PC_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X46Y70    PC_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y56    u_dm/dmem_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y54    u_dm/dmem_reg[20][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X35Y48    u_dm/dmem_reg[21][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X43Y55    u_dm/dmem_reg[8][7]/C



