// Seed: 1282457473
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7
);
  logic id_9;
  wire  \id_10 ;
  assign id_0 = !id_2 ? id_9 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_6,
      id_7,
      id_5,
      id_8,
      id_5,
      id_8
  );
  wire id_15;
  wire id_16;
endmodule
