\subsection{arch Architecture Reference}
\label{classstream__switch_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=188pt]{d2/dea/classstream__switch_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+411}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf pct\+\_\+payload\+\_\+extrct}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf wfm\+\_\+fifo\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf wfm\+\_\+fifo\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wfm\+\_\+rdy\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf dest\+\_\+sel\+\_\+syncreg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0}  {\bfseries pct\+\_\+payload\+\_\+extrct}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 46} of file {\bf stream\+\_\+switch.\+vhd}.



\subsubsection{Member Function Documentation}
\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+411@{P\+R\+O\+C\+E\+S\+S\+\_\+411}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+411@{P\+R\+O\+C\+E\+S\+S\+\_\+411}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+411reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+411(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classstream__switch_1_1arch_a5bd06b2d691c6164b5c140d1a6200b24}


Definition at line {\bf 73} of file {\bf stream\+\_\+switch.\+vhd}.



\subsubsection{Member Data Documentation}
\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!dest\+\_\+sel\+\_\+syncreg@{dest\+\_\+sel\+\_\+syncreg}}
\index{dest\+\_\+sel\+\_\+syncreg@{dest\+\_\+sel\+\_\+syncreg}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{dest\+\_\+sel\+\_\+syncreg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dest\+\_\+sel\+\_\+syncreg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classstream__switch_1_1arch_a1a591cf362cd47ed24af87a9f6572412}


Definition at line {\bf 50} of file {\bf stream\+\_\+switch.\+vhd}.

\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!inst0@{inst0}}
\index{inst0@{inst0}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0} {\bfseries \textcolor{vhdlchar}{pct\+\_\+payload\+\_\+extrct}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classstream__switch_1_1arch_a0d4133a632810ebda3d9d0e2127c5517}


Definition at line {\bf 98} of file {\bf stream\+\_\+switch.\+vhd}.

\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!pct\+\_\+payload\+\_\+extrct@{pct\+\_\+payload\+\_\+extrct}}
\index{pct\+\_\+payload\+\_\+extrct@{pct\+\_\+payload\+\_\+extrct}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{pct\+\_\+payload\+\_\+extrct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+payload\+\_\+extrct} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classstream__switch_1_1arch_aa117d0776f6ca21ee396408aa50e638a}


Definition at line {\bf 53} of file {\bf stream\+\_\+switch.\+vhd}.

\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!wfm\+\_\+fifo\+\_\+wrwords@{wfm\+\_\+fifo\+\_\+wrwords}}
\index{wfm\+\_\+fifo\+\_\+wrwords@{wfm\+\_\+fifo\+\_\+wrwords}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{wfm\+\_\+fifo\+\_\+wrwords}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+fifo\+\_\+wrwords} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf wfm\+\_\+fifo\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classstream__switch_1_1arch_acc3e96ad1d5508419adf61b1f13abc51}


Definition at line {\bf 48} of file {\bf stream\+\_\+switch.\+vhd}.

\index{stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}!wfm\+\_\+rdy\+\_\+int@{wfm\+\_\+rdy\+\_\+int}}
\index{wfm\+\_\+rdy\+\_\+int@{wfm\+\_\+rdy\+\_\+int}!stream\+\_\+switch\+::arch@{stream\+\_\+switch\+::arch}}
\paragraph[{wfm\+\_\+rdy\+\_\+int}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wfm\+\_\+rdy\+\_\+int} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classstream__switch_1_1arch_a819d793f1440a7c5f64215c09acdc02d}


Definition at line {\bf 49} of file {\bf stream\+\_\+switch.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/stream/{\bf stream\+\_\+switch.\+vhd}\end{DoxyCompactItemize}
