Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 19 00:12:36 2025
| Host         : georges running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    521         
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (521)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1463)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (521)
--------------------------
 There are 521 register/latch pins with no clock driven by root clock pin: div/ClockOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1463)
---------------------------------------------------
 There are 1463 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.923        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
sysclk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_pin          6.923        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysclk_pin                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_pin
  To Clock:  sysclk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.828ns (26.755%)  route 2.267ns (73.245%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568     5.089    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.833     6.379    sevenseg/counter_reg[15]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.503 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.950     7.453    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     7.577 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.483     8.060    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.124     8.184 r  sevenseg/digit_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     8.184    sevenseg/digit_sel[0]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.450    14.791    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)        0.077    15.107    sevenseg/digit_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/digit_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.820ns (26.565%)  route 2.267ns (73.435%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.568     5.089    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 f  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.833     6.379    sevenseg/counter_reg[15]
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124     6.503 r  sevenseg/digit_sel[1]_i_3/O
                         net (fo=1, routed)           0.950     7.453    sevenseg/digit_sel[1]_i_3_n_0
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     7.577 r  sevenseg/digit_sel[1]_i_2/O
                         net (fo=2, routed)           0.483     8.060    sevenseg/digit_sel[1]_i_2_n_0
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.116     8.176 r  sevenseg/digit_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     8.176    sevenseg/digit_sel[1]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.450    14.791    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)        0.118    15.148    sevenseg/digit_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.268 r  div/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    div/counter_reg[16]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.487 r  div/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    div/counter_reg[20]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  div/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.660ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.474 r  div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.474    div/counter_reg[16]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[17]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.660    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.654ns (70.963%)  route 0.677ns (29.037%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.570     5.091    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  sevenseg/counter_reg[2]/Q
                         net (fo=2, routed)           0.677     6.224    sevenseg/counter_reg[2]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.746 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.860    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.422 r  sevenseg/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.422    sevenseg/counter_reg[16]_i_1__0_n_6
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.448    14.789    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[17]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    sevenseg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.466 r  div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.466    div/counter_reg[16]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[19]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.633ns (70.699%)  route 0.677ns (29.301%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.570     5.091    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  sevenseg/counter_reg[2]/Q
                         net (fo=2, routed)           0.677     6.224    sevenseg/counter_reg[2]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.746 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.860    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.401 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.401    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.448    14.789    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.744ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.390 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.390    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                  7.744    

Slack (MET) :             7.763ns  (required time - arrival time)
  Source:                 sevenseg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.559ns (69.729%)  route 0.677ns (30.271%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.570     5.091    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  sevenseg/counter_reg[2]/Q
                         net (fo=2, routed)           0.677     6.224    sevenseg/counter_reg[2]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.746 r  sevenseg/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    sevenseg/counter_reg[0]_i_1__0_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.860 r  sevenseg/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.860    sevenseg/counter_reg[4]_i_1__0_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.974 r  sevenseg/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.974    sevenseg/counter_reg[8]_i_1__0_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.088 r  sevenseg/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.088    sevenseg/counter_reg[12]_i_1__0_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.327 r  sevenseg/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.327    sevenseg/counter_reg[16]_i_1__0_n_5
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.448    14.789    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[18]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDRE (Setup_fdre_C_D)        0.062    15.090    sevenseg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                  7.763    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_pin rise@10.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.563     5.084    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  div/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.143    div/counter_reg_n_0_[1]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.800 r  div/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.800    div/counter_reg[0]_i_1_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.917 r  div/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    div/counter_reg[4]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.034 r  div/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.034    div/counter_reg[8]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.151 r  div/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.151    div/counter_reg[12]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.370 r  div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.370    div/counter_reg[16]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000    10.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.444    14.785    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  7.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[8]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  div/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[14]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[12]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  div/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  div/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.724    div/counter_reg_n_0_[18]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    div/counter_reg[16]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  div/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.561     1.444    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  div/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    div/counter_reg_n_0_[6]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  div/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    div/counter_reg[4]_i_1_n_5
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.830     1.957    div/PCLOCK_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  div/counter_reg[6]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  sevenseg/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sevenseg/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.705    sevenseg/counter_reg[11]
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  sevenseg/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.813    sevenseg/counter_reg[8]_i_1__0_n_4
    SLICE_X55Y10         FDRE                                         r  sevenseg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.835     1.962    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  sevenseg/counter_reg[11]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    sevenseg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sevenseg/counter_reg[7]/Q
                         net (fo=2, routed)           0.117     1.706    sevenseg/counter_reg[7]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  sevenseg/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    sevenseg/counter_reg[4]_i_1__0_n_4
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.836     1.963    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    sevenseg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sevenseg/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.704    sevenseg/counter_reg[19]
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  sevenseg/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    sevenseg/counter_reg[16]_i_1__0_n_4
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.960    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  sevenseg/counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    sevenseg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.447    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sevenseg/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.708    sevenseg/counter_reg[15]
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  sevenseg/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.816    sevenseg/counter_reg[12]_i_1__0_n_4
    SLICE_X55Y11         FDRE                                         r  sevenseg/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.835     1.962    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  sevenseg/counter_reg[15]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.105     1.552    sevenseg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sevenseg/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.709    sevenseg/counter_reg[3]
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  sevenseg/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.817    sevenseg/counter_reg[0]_i_1__0_n_4
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.836     1.963    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  sevenseg/counter_reg[3]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y8          FDRE (Hold_fdre_C_D)         0.105     1.553    sevenseg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sevenseg/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_pin rise@0.000ns - sysclk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sevenseg/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.705    sevenseg/counter_reg[4]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  sevenseg/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.820    sevenseg/counter_reg[4]_i_1__0_n_7
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.836     1.963    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  sevenseg/counter_reg[4]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    sevenseg/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  PCLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   div/ClockOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   div/ClockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1486 Endpoints
Min Delay          1486 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.602ns  (logic 9.365ns (43.353%)  route 12.237ns (56.647%))
  Logic Levels:           31  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.196     9.145    u_diex/data6[5]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329     9.474 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.474    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.007 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.007    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.124    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.281 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.284    11.565    u_diex/data6[4]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    11.897 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    11.897    u_diex/i___211_carry_i_24_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.447 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.447    u_diex/i___211_carry_i_14_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.561    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.718 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.390    14.108    u_diex/data6[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.437 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.437    u_diex/i___211_carry_i_21_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.970 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.970    u_diex/i___211_carry_i_10_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.087 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.087    u_diex/i___211_carry_i_7_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.244 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.339    16.583    u_diex/data6[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    16.915 r  u_diex/i___211_carry__0_i_9/O
                         net (fo=1, routed)           0.000    16.915    u_diex/i___211_carry__0_i_9_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.447 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.223    18.827    u_diex/OUTC_reg[7]_1[0]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    19.156 r  u_diex/i___211_carry_i_3/O
                         net (fo=1, routed)           0.000    19.156    u_alu/S0_inferred__1/i___211_carry__0_1[3]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.532 r  u_alu/S0_inferred__1/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.532    u_alu/S0_inferred__1/i___211_carry_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.649 r  u_alu/S0_inferred__1/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.649    u_alu/S0_inferred__1/i___211_carry__0_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    19.903 r  u_alu/S0_inferred__1/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.813    20.716    u_diex/OUTB_reg[5]_2[0]
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.393    21.109 r  u_diex/OUTB[0]_i_3__0/O
                         net (fo=1, routed)           0.165    21.274    u_diex/OUTB[0]_i_3__0_n_0
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.328    21.602 r  u_diex/OUTB[0]_i_1__0/O
                         net (fo=1, routed)           0.000    21.602    u_exmem/OUTB_reg[0]_1
    SLICE_X50Y8          FDRE                                         r  u_exmem/OUTB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.623ns  (logic 7.897ns (42.405%)  route 10.726ns (57.595%))
  Logic Levels:           26  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.196     9.145    u_diex/data6[5]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329     9.474 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.474    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.007 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.007    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.124    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.281 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.284    11.565    u_diex/data6[4]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    11.897 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    11.897    u_diex/i___211_carry_i_24_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.447 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.447    u_diex/i___211_carry_i_14_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.561    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.718 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.390    14.108    u_diex/data6[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.437 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.437    u_diex/i___211_carry_i_21_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.970 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.970    u_diex/i___211_carry_i_10_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.087 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.087    u_diex/i___211_carry_i_7_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.244 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.339    16.583    u_diex/data6[2]
    SLICE_X55Y4          LUT3 (Prop_lut3_I0_O)        0.332    16.915 r  u_diex/i___211_carry__0_i_9/O
                         net (fo=1, routed)           0.000    16.915    u_diex/i___211_carry__0_i_9_n_0
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.447 r  u_diex/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.447    u_diex/i___211_carry__0_i_1_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.604 r  u_diex/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.690    18.294    u_diex/OUTC_reg[7]_1[0]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.329    18.623 r  u_diex/OUTB[1]_i_1__0/O
                         net (fo=1, routed)           0.000    18.623    u_exmem/OUTB_reg[1]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.867ns  (logic 6.879ns (40.784%)  route 9.988ns (59.216%))
  Logic Levels:           23  (CARRY4=14 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.196     9.145    u_diex/data6[5]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329     9.474 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.474    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.007 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.007    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.124    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.281 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.284    11.565    u_diex/data6[4]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    11.897 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    11.897    u_diex/i___211_carry_i_24_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.447 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.447    u_diex/i___211_carry_i_14_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.561    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.718 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          1.390    14.108    u_diex/data6[3]
    SLICE_X52Y4          LUT3 (Prop_lut3_I0_O)        0.329    14.437 r  u_diex/i___211_carry_i_21/O
                         net (fo=1, routed)           0.000    14.437    u_diex/i___211_carry_i_21_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.970 r  u_diex/i___211_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.970    u_diex/i___211_carry_i_10_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.087 r  u_diex/i___211_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.087    u_diex/i___211_carry_i_7_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.244 r  u_diex/OUTB_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          1.291    16.535    u_diex/data6[2]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.332    16.867 r  u_diex/OUTB[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.867    u_exmem/OUTB_reg[2]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.839ns  (logic 5.740ns (41.476%)  route 8.099ns (58.524%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.196     9.145    u_diex/data6[5]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329     9.474 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.474    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.007 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.007    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.124    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.281 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.284    11.565    u_diex/data6[4]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    11.897 r  u_diex/i___211_carry_i_24/O
                         net (fo=1, routed)           0.000    11.897    u_diex/i___211_carry_i_24_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.447 r  u_diex/i___211_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.447    u_diex/i___211_carry_i_14_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.561 r  u_diex/OUTB_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.561    u_diex/OUTB_reg[3]_i_4_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.718 r  u_diex/OUTB_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.792    13.510    u_diex/data6[3]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.329    13.839 r  u_diex/OUTB[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.839    u_exmem/OUTB_reg[3]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.363ns  (logic 4.590ns (37.128%)  route 7.773ns (62.872%))
  Logic Levels:           15  (CARRY4=8 FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.196     9.145    u_diex/data6[5]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329     9.474 r  u_diex/OUTB[4]_i_15/O
                         net (fo=1, routed)           0.000     9.474    u_diex/OUTB[4]_i_15_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.007 r  u_diex/OUTB_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.007    u_diex/OUTB_reg[4]_i_8_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.124 r  u_diex/OUTB_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.124    u_diex/OUTB_reg[4]_i_4_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.281 r  u_diex/OUTB_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          1.750    12.031    u_diex/data6[4]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.332    12.363 r  u_diex/OUTB[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.363    u_exmem/OUTB_reg[4]_0
    SLICE_X56Y6          FDRE                                         r  u_exmem/OUTB_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTC_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTB_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.936ns  (logic 3.451ns (34.732%)  route 6.485ns (65.268%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE                         0.000     0.000 r  u_diex/OUTC_reg[4]/C
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_diex/OUTC_reg[4]/Q
                         net (fo=23, routed)          2.266     2.685    u_diex/EXC[4]
    SLICE_X53Y9          LUT6 (Prop_lut6_I0_O)        0.297     2.982 r  u_diex/i___7_carry_i_9/O
                         net (fo=5, routed)           0.161     3.143    u_diex/i___7_carry_i_9_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I0_O)        0.124     3.267 r  u_diex/i___7_carry_i_1/O
                         net (fo=15, routed)          0.524     3.791    u_diex/OUTC_reg[7]_1[1]
    SLICE_X53Y9          LUT2 (Prop_lut2_I1_O)        0.118     3.909 r  u_diex/i___7_carry__0_i_3/O
                         net (fo=1, routed)           0.533     4.442    u_alu/OUTB[5]_i_13[1]
    SLICE_X50Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722     5.164 r  u_alu/S0_inferred__1/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.164    u_alu/S0_inferred__1/i___7_carry__0_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.418 r  u_alu/S0_inferred__1/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.343     6.761    u_diex/OUTB_reg[5]_2[1]
    SLICE_X51Y8          LUT3 (Prop_lut3_I0_O)        0.367     7.128 r  u_diex/OUTB[5]_i_18/O
                         net (fo=1, routed)           0.000     7.128    u_diex/OUTB[5]_i_18_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.678 r  u_diex/OUTB_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.678    u_diex/OUTB_reg[5]_i_11_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.792 r  u_diex/OUTB_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.792    u_diex/OUTB_reg[5]_i_7_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.949 r  u_diex/OUTB_reg[5]_i_3/CO[1]
                         net (fo=12, routed)          1.658     9.607    u_diex/data6[5]
    SLICE_X54Y6          LUT6 (Prop_lut6_I2_O)        0.329     9.936 r  u_diex/OUTB[5]_i_1/O
                         net (fo=1, routed)           0.000     9.936    u_exmem/OUTB_reg[5]_0
    SLICE_X54Y6          FDRE                                         r  u_exmem/OUTB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IRST
                            (input port)
  Destination:            u_data_memory/mem_reg[15][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 1.451ns (15.271%)  route 8.052ns (84.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  IRST (IN)
                         net (fo=0)                   0.000     0.000    IRST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  IRST_IBUF_inst/O
                         net (fo=444, routed)         8.052     9.503    u_data_memory/IRST_IBUF
    SLICE_X60Y6          FDRE                                         r  u_data_memory/mem_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IRST
                            (input port)
  Destination:            u_data_memory/mem_reg[15][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 1.451ns (15.271%)  route 8.052ns (84.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  IRST (IN)
                         net (fo=0)                   0.000     0.000    IRST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  IRST_IBUF_inst/O
                         net (fo=444, routed)         8.052     9.503    u_data_memory/IRST_IBUF
    SLICE_X60Y6          FDRE                                         r  u_data_memory/mem_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IRST
                            (input port)
  Destination:            u_data_memory/mem_reg[15][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 1.451ns (15.271%)  route 8.052ns (84.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  IRST (IN)
                         net (fo=0)                   0.000     0.000    IRST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  IRST_IBUF_inst/O
                         net (fo=444, routed)         8.052     9.503    u_data_memory/IRST_IBUF
    SLICE_X60Y6          FDRE                                         r  u_data_memory/mem_reg[15][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IRST
                            (input port)
  Destination:            u_data_memory/mem_reg[15][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 1.451ns (15.271%)  route 8.052ns (84.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  IRST (IN)
                         net (fo=0)                   0.000     0.000    IRST
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  IRST_IBUF_inst/O
                         net (fo=444, routed)         8.052     9.503    u_data_memory/IRST_IBUF
    SLICE_X60Y6          FDRE                                         r  u_data_memory/mem_reg[15][3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_diex/OUTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[3]/C
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_diex/OUTA_reg[3]/Q
                         net (fo=1, routed)           0.119     0.267    u_exmem/EXA[3]
    SLICE_X46Y5          FDRE                                         r  u_exmem/OUTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_diex/OUTA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_exmem/OUTA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDRE                         0.000     0.000 r  u_diex/OUTA_reg[1]/C
    SLICE_X42Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_diex/OUTA_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    u_exmem/EXA[1]
    SLICE_X42Y4          FDRE                                         r  u_exmem/OUTA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.092%)  route 0.135ns (48.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE                         0.000     0.000 r  u_pc/cnt_reg[6]/C
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[6]/Q
                         net (fo=3, routed)           0.135     0.276    u_pc/cnt_reg[6]
    SLICE_X40Y4          FDRE                                         r  u_pc/aleasFreeCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.462%)  route 0.094ns (33.538%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  u_pc/cnt_reg[3]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[3]/Q
                         net (fo=5, routed)           0.094     0.235    u_pc/cnt_reg[3]
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.280 r  u_pc/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.280    u_pc/cnt[4]
    SLICE_X40Y5          FDRE                                         r  u_pc/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_register_file/QA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_diex/OUTB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.350%)  route 0.097ns (33.650%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE                         0.000     0.000 r  u_register_file/QA_reg[1]/C
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_register_file/QA_reg[1]/Q
                         net (fo=1, routed)           0.097     0.243    u_pc/OUTB_reg[7][1]
    SLICE_X48Y2          LUT5 (Prop_lut5_I2_O)        0.045     0.288 r  u_pc/OUTB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    u_diex/POST_RF_MUX_B[1]
    SLICE_X48Y2          FDRE                                         r  u_diex/OUTB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.353%)  route 0.151ns (51.647%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  u_pc/cnt_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.151     0.292    u_pc/cnt_reg[0]
    SLICE_X38Y4          FDRE                                         r  u_pc/aleasFreeCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.353%)  route 0.151ns (51.647%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE                         0.000     0.000 r  u_pc/cnt_reg[0]/C
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.151     0.292    u_pc/cnt_reg[0]
    SLICE_X38Y4          FDRE                                         r  u_pc/aleasFreeCnt_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pc/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_pc/aleasFreeCnt_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.462%)  route 0.162ns (53.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  u_pc/cnt_reg[3]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_pc/cnt_reg[3]/Q
                         net (fo=5, routed)           0.162     0.303    u_pc/cnt_reg[3]
    SLICE_X38Y5          FDRE                                         r  u_pc/aleasFreeCnt_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTOP_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_memre/OUTOP_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (54.034%)  route 0.140ns (45.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y4          FDRE                         0.000     0.000 r  u_exmem/OUTOP_reg[2]/C
    SLICE_X54Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_exmem/OUTOP_reg[2]/Q
                         net (fo=24, routed)          0.140     0.304    u_memre/MEMOP[2]
    SLICE_X54Y2          FDRE                                         r  u_memre/OUTOP_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_exmem/OUTB_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_data_memory/mem_reg[7][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.593%)  route 0.142ns (46.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE                         0.000     0.000 r  u_exmem/OUTB_reg[1]/C
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_exmem/OUTB_reg[1]/Q
                         net (fo=37, routed)          0.142     0.306    u_data_memory/MEMB[1]
    SLICE_X57Y5          FDRE                                         r  u_data_memory/mem_reg[7][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 4.659ns (51.346%)  route 4.415ns (48.654%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.872     6.441    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.736 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     7.786    stdout/sel0[2]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.154     7.940 r  stdout/ss_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.492    10.432    ss_seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    14.164 r  ss_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.164    ss_seg[5]
    W6                                                                r  ss_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.841ns  (logic 4.408ns (49.852%)  route 4.434ns (50.148%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.872     6.441    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.736 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.055     7.791    stdout/sel0[2]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.124     7.915 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.506    10.421    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.932 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.932    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.669ns (53.584%)  route 4.044ns (46.416%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.862     6.431    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.726 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     7.569    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I2_O)        0.152     7.721 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.338    10.059    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.803 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.803    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.683ns  (logic 4.432ns (51.042%)  route 4.251ns (48.958%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.872     6.441    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.736 r  stdout/ss_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050     7.786    stdout/sel0[2]
    SLICE_X57Y8          LUT4 (Prop_lut4_I3_O)        0.124     7.910 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.328    10.238    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.774 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.774    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.401ns (52.412%)  route 3.996ns (47.588%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.862     6.431    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.726 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.567    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.691 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.292     9.984    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.488 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.488    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.332ns  (logic 4.658ns (55.911%)  route 3.674ns (44.089%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.862     6.431    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.726 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     7.567    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.152     7.719 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.969     9.689    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    13.422 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.422    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 4.417ns (53.258%)  route 3.877ns (46.742%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           0.862     6.431    stdout/digit_sel[1]
    SLICE_X54Y8          LUT6 (Prop_lut6_I3_O)        0.295     6.726 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.844     7.569    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I3_O)        0.124     7.693 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.170     9.864    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.384 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.384    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 4.504ns (55.732%)  route 3.577ns (44.268%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.242     6.810    sevenseg/digit_sel[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.321     7.131 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.335     9.467    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.172 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.172    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.026ns  (logic 4.517ns (56.287%)  route 3.508ns (43.713%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 r  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.231     6.799    sevenseg/digit_sel[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.321     7.120 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.277     9.397    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.116 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.116    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.272ns (53.841%)  route 3.663ns (46.159%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.569     5.090    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.478     5.568 f  sevenseg/digit_sel_reg[1]/Q
                         net (fo=9, routed)           1.242     6.810    sevenseg/digit_sel[1]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.295     7.105 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.420     9.526    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.025 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.025    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.545ns (64.518%)  route 0.850ns (35.482%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.179     1.791    stdout/digit_sel[0]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.004    stdout/sel0[3]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.042     2.046 r  stdout/ss_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.549    ss_seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.843 r  ss_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.843    ss_seg[0]
    U7                                                                r  ss_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.475ns (60.951%)  route 0.945ns (39.049%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.179     1.791    stdout/digit_sel[0]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.836 f  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.170     2.006    stdout/sel0[3]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.051 r  stdout/ss_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.647    ss_seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.868 r  ss_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.868    ss_seg[2]
    U5                                                                r  ss_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.460ns (59.910%)  route 0.977ns (40.090%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.179     1.791    stdout/digit_sel[0]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.168     2.004    stdout/sel0[3]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  stdout/ss_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.679    ss_seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.884 r  ss_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.884    ss_seg[1]
    V5                                                                r  ss_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.433ns (57.198%)  route 1.072ns (42.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.453     2.065    sevenseg/digit_sel[0]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.045     2.110 r  sevenseg/ss_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.620     2.729    ss_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.953 r  ss_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.953    ss_an[2]
    V4                                                                r  ss_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.490ns (59.175%)  route 1.028ns (40.825%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.756    stdout/digit_sel[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.801 f  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.227     2.028    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I1_O)        0.045     2.073 r  stdout/ss_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.657     2.730    ss_seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.966 r  ss_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.966    ss_seg[4]
    U8                                                                r  ss_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.519ns  (logic 1.409ns (55.941%)  route 1.110ns (44.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.464     2.076    sevenseg/digit_sel[0]
    SLICE_X58Y11         LUT2 (Prop_lut2_I0_O)        0.045     2.121 r  sevenseg/ss_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.767    ss_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.967 r  ss_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.967    ss_an[1]
    U4                                                                r  ss_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.485ns (58.474%)  route 1.055ns (41.526%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.453     2.065    sevenseg/digit_sel[0]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.043     2.108 r  sevenseg/ss_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.602     2.710    ss_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.988 r  ss_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.988    ss_an[3]
    W4                                                                r  ss_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.466ns (57.316%)  route 1.092ns (42.684%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.144     1.756    stdout/digit_sel[0]
    SLICE_X54Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.801 r  stdout/ss_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.228     2.029    stdout/sel0[0]
    SLICE_X57Y8          LUT4 (Prop_lut4_I2_O)        0.045     2.074 r  stdout/ss_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.720     2.794    ss_seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.006 r  ss_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.006    ss_seg[6]
    W7                                                                r  ss_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.472ns (57.327%)  route 1.096ns (42.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.464     2.076    sevenseg/digit_sel[0]
    SLICE_X58Y11         LUT2 (Prop_lut2_I1_O)        0.042     2.118 r  sevenseg/ss_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.750    ss_an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.016 r  ss_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.016    ss_an[0]
    U2                                                                r  ss_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenseg/digit_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.555ns (60.501%)  route 1.015ns (39.499%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  PCLOCK (IN)
                         net (fo=0)                   0.000     0.000    PCLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  PCLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    PCLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  PCLOCK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.448    sevenseg/PCLOCK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  sevenseg/digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  sevenseg/digit_sel_reg[0]/Q
                         net (fo=10, routed)          0.179     1.791    stdout/digit_sel[0]
    SLICE_X56Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.836 f  stdout/ss_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.170     2.006    stdout/sel0[3]
    SLICE_X57Y8          LUT4 (Prop_lut4_I0_O)        0.043     2.049 r  stdout/ss_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.667     2.716    ss_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.019 r  ss_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.019    ss_seg[3]
    V8                                                                r  ss_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





