=========================================================
Scheduler report file
Generated by stratus_hls 19.10-p100  (91500.011111)
On:          Wed Dec 30 11:11:53 2020
Project Dir: /home/hanji/stratus/mv1/train_npu/sfu
Module:      fp_div
HLS Config:  DPA
=========================================================
Scheduler report for : _dst_valid                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
dst_valid             2 (1:FALSE)      --              FALSE  fp_div.h,l:27,c:16 -> l:86,c:7                      
                                                                                                                  
src_valid_1d          4 (3:TRUE)       --              FALSE  fp_div.h,l:38,c:19 -> l:88,c:19                     
                                                                                                                  
dst_valid             4 (3:TRUE)       --              FALSE  fp_div.h,l:27,c:16 -> l:88,c:7                      
                                                                                                                  
                                                                                                                  
Scheduler report for : _float_mul                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
write.sign            2 (1:FALSE)      --              FALSE  fp_div.h,l:65,c:9                                   
                                                                                                                  
write.exp             2 (1:FALSE)      --              FALSE  fp_div.h,l:65,c:9                                   
                                                                                                                  
write.man             2 (1:FALSE)      --              FALSE  fp_div.h,l:65,c:9                                   
                                                                                                                  
a_1d.sign.operator=   4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
a_1d.exp.operator=    4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
a_1d.man.operator=    4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
tmp_rcp.sign.operato  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
tmp_rcp.exp.operator  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
tmp_rcp.man.operator  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
mul::mul_internal::c  4 (3:TRUE)       --              FALSE  fp_div.h,l:76,c:15                                  
                                                                                                                  
operator=.man         4 (3:TRUE)       --              FALSE  fp_div.h,l:79,c:9                                   
                                                                                                                  
operator=.exp         4 (3:TRUE)       --              FALSE  fp_div.h,l:79,c:9                                   
                                                                                                                  
operator=.sign        4 (3:TRUE)       --              FALSE  fp_div.h,l:79,c:9                                   
                                                                                                                  
                                                                                                                  
Scheduler report for : _delays                                                                                    
------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
a_1d                  2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:95                                  
                                                                                                                  
a_1d                  2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:95                                  
                                                                                                                  
a_1d                  2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:95                                  
                                                                                                                  
a.sign.operator=      4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:14,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
a.exp.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:14,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
a.man.operator=       4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:14,c:74->f:/usr/cadence/installs/St  
                                                                                                                  
src_valid             4 (3:TRUE)       --              FALSE  fp_div.h,l:11,c:15 -> l:58,c:22                     
                                                                                                                  
src_valid_1d          4 (3:TRUE)       --              FALSE  fp_div.h,l:38,c:19 -> l:58,c:7                      
                                                                                                                  
a_1d.man.operator=    4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
a_1d.exp.operator=    4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
a_1d.sign.operator=   4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:95->f:/usr/cadence/installs/St  
                                                                                                                  
                                                                                                                  
Scheduler report for : _float_rcp                                                                                 
---------------------------------                                                                                            
                                                                                                                  
Op                    SID(BB;Clocked)  Pipeline Stage  IS     SRCLOC                                              
--                    ---------------  --------------  --     ------                                              
                                                                                                                  
tmp_rcp               2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:86                                  
                                                                                                                  
tmp_rcp               2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:86                                  
                                                                                                                  
tmp_rcp               2 (1:FALSE)      --              FALSE  fp_div.h,l:34,c:86                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_div.h,l:46,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_div.h,l:46,c:13                                  
                                                                                                                  
operator=::cynw_cm_f  4 (3:TRUE)       --              FALSE  fp_div.h,l:46,c:13                                  
                                                                                                                  
recip::recip::cynw_c  4 (3:TRUE)       --              FALSE  fp_div.h,l:47,c:17                                  
                                                                                                                  
tmp_rcp.man.operator  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
tmp_rcp.exp.operator  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
tmp_rcp.sign.operato  4 (3:TRUE)       --              FALSE  @(f:fp_div.h,l:34,c:86->f:/usr/cadence/installs/St  
                                                                                                                  
                                                                                                                  
