<stg><name>read_task</name>


<trans_list>

<trans id="543" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="224" op_0_bw="32">
<![CDATA[
entry:0 %shiftreg = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="31" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_4, i32 0, i32 0, void @empty_3, i32 64, i32 125, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %icmp_ln43 = icmp_sgt  i32 %N_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %trunc_ln43_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 3, i32 30

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
entry:7 %empty_50 = select i1 %icmp_ln43, i28 %trunc_ln43_1, i28 0

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="28">
<![CDATA[
entry:8 %zext_ln43 = zext i28 %empty_50

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:9 %store_ln43 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="224" op_1_bw="224">
<![CDATA[
entry:10 %store_ln0 = store i224 0, i224 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:1 %first_iter_0 = icmp_eq  i31 %i_2, i31 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="31">
<![CDATA[
for.inc:2 %zext_ln43_3 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:3 %icmp_ln43_1 = icmp_slt  i32 %zext_ln43_3, i32 %N_read

]]></Node>
<StgValue><ssdm name="icmp_ln43_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln43 = br i1 %icmp_ln43_1, void %for.end.loopexit, void %new.body.for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
new.body.for.inc:3 %br_ln43 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:1 %add_ln43 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:44 %store_ln43 = store i31 %add_ln43, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
new.body.for.inc:0 %trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %in_read, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="59">
<![CDATA[
new.body.for.inc:1 %sext_ln43 = sext i59 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
new.body.for.inc:2 %gmem_addr = getelementptr i256 %gmem, i64 %sext_ln43

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="104" st_id="3" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="106" st_id="5" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="107" st_id="6" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="109" st_id="8" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="110" st_id="9" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="111" st_id="10" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="112" st_id="11" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="113" st_id="12" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="114" st_id="13" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="115" st_id="14" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="117" st_id="16" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="118" st_id="17" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="119" st_id="18" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="120" st_id="19" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="121" st_id="20" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="122" st_id="21" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="123" st_id="22" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="124" st_id="23" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="125" st_id="24" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="126" st_id="25" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="127" st_id="26" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="128" st_id="27" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="129" st_id="28" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="130" st_id="29" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="131" st_id="30" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="132" st_id="31" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="133" st_id="32" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="134" st_id="33" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="135" st_id="34" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="136" st_id="35" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="137" st_id="36" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="138" st_id="37" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="139" st_id="38" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="140" st_id="39" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="141" st_id="40" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="142" st_id="41" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="143" st_id="42" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="144" st_id="43" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="145" st_id="44" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="146" st_id="45" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="147" st_id="46" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="148" st_id="47" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="149" st_id="48" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="150" st_id="49" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="151" st_id="50" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="152" st_id="51" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="153" st_id="52" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="154" st_id="53" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="155" st_id="54" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="156" st_id="55" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="157" st_id="56" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="158" st_id="57" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="159" st_id="58" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="160" st_id="59" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="161" st_id="60" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="162" st_id="61" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="163" st_id="62" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="164" st_id="63" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="165" st_id="64" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="166" st_id="65" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="167" st_id="66" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="168" st_id="67" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="169" st_id="68" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="170" st_id="69" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="171" st_id="70" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="172" st_id="71" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="173" st_id="72" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
for.first.iter.for.inc:0 %empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %gmem_addr, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="174" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc:1 %br_ln43 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="175" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="31">
<![CDATA[
for.inc.split:4 %trunc_ln43 = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="176" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.split:8 %icmp_ln47 = icmp_eq  i3 %trunc_ln43, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="177" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
:0 %gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="178" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="224" op_0_bw="224" op_1_bw="0">
<![CDATA[
for.inc.split:0 %shiftreg_load = load i224 %shiftreg

]]></Node>
<StgValue><ssdm name="shiftreg_load"/></StgValue>
</operation>

<operation id="179" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="224">
<![CDATA[
for.inc.split:2 %zext_ln43_1 = zext i224 %shiftreg_load

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="180" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:9 %br_ln47 = br i1 %icmp_ln47, void %for.inc.split._crit_edge_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="181" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
<literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln47 = br void %for.inc.split._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="182" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:0 %empty_52 = phi i256 %gmem_addr_read, void, i256 %zext_ln43_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="183" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="256">
<![CDATA[
for.inc.split._crit_edge_ifconv:1 %trunc_ln47 = trunc i256 %empty_52

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="184" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:2 %bitcast_ln47 = bitcast i32 %trunc_ln47

]]></Node>
<StgValue><ssdm name="bitcast_ln47"/></StgValue>
</operation>

<operation id="185" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="224" op_0_bw="224" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:3 %trunc_ln47_3 = partselect i224 @_ssdm_op_PartSelect.i224.i256.i32.i32, i256 %empty_52, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln47_3"/></StgValue>
</operation>

<operation id="186" st_id="74" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:4 %pf = fpext i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="187" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="224" op_1_bw="224" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:45 %store_ln47 = store i224 %trunc_ln47_3, i224 %shiftreg

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="188" st_id="75" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:4 %pf = fpext i32 %bitcast_ln47

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="189" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split._crit_edge_ifconv:5 %bitcast_ln716 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln716"/></StgValue>
</operation>

<operation id="190" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split._crit_edge_ifconv:6 %trunc_ln47_1 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>

<operation id="191" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:7 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln716, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:8 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %bitcast_ln716, i32 52

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="193" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:9 %zext_ln47 = zext i11 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="194" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split._crit_edge_ifconv:10 %trunc_ln47_2 = trunc i64 %bitcast_ln716

]]></Node>
<StgValue><ssdm name="trunc_ln47_2"/></StgValue>
</operation>

<operation id="195" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split._crit_edge_ifconv:15 %icmp_ln47_1 = icmp_eq  i63 %trunc_ln47_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_1"/></StgValue>
</operation>

<operation id="196" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:16 %sub_ln47_1 = sub i12 1075, i12 %zext_ln47

]]></Node>
<StgValue><ssdm name="sub_ln47_1"/></StgValue>
</operation>

<operation id="197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:17 %trunc_ln47_4 = trunc i12 %sub_ln47_1

]]></Node>
<StgValue><ssdm name="trunc_ln47_4"/></StgValue>
</operation>

<operation id="198" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge_ifconv:18 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln47_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="199" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc.split._crit_edge_ifconv:11 %zext_ln47_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="54" op_0_bw="53">
<![CDATA[
for.inc.split._crit_edge_ifconv:12 %zext_ln47_1 = zext i53 %zext_ln47_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="201" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:13 %sub_ln47 = sub i54 0, i54 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="sub_ln47"/></StgValue>
</operation>

<operation id="202" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:14 %select_ln47 = select i1 %tmp, i54 %sub_ln47, i54 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="select_ln47"/></StgValue>
</operation>

<operation id="203" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split._crit_edge_ifconv:19 %icmp_ln47_2 = icmp_sgt  i8 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln47_2"/></StgValue>
</operation>

<operation id="204" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:20 %add_ln47 = add i11 %trunc_ln47_4, i11 2033

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="205" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:21 %sub_ln47_2 = sub i11 15, i11 %trunc_ln47_4

]]></Node>
<StgValue><ssdm name="sub_ln47_2"/></StgValue>
</operation>

<operation id="206" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:22 %select_ln47_1 = select i1 %icmp_ln47_2, i11 %add_ln47, i11 %sub_ln47_2

]]></Node>
<StgValue><ssdm name="select_ln47_1"/></StgValue>
</operation>

<operation id="207" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split._crit_edge_ifconv:23 %icmp_ln47_3 = icmp_eq  i12 %sub_ln47_1, i12 15

]]></Node>
<StgValue><ssdm name="icmp_ln47_3"/></StgValue>
</operation>

<operation id="208" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:24 %trunc_ln47_5 = trunc i54 %select_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47_5"/></StgValue>
</operation>

<operation id="209" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:25 %icmp_ln47_4 = icmp_ult  i11 %select_ln47_1, i11 54

]]></Node>
<StgValue><ssdm name="icmp_ln47_4"/></StgValue>
</operation>

<operation id="210" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc.split._crit_edge_ifconv:26 %select_ln47_4 = select i1 %tmp, i17 131071, i17 0

]]></Node>
<StgValue><ssdm name="select_ln47_4"/></StgValue>
</operation>

<operation id="211" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:27 %zext_ln47_2 = zext i11 %select_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="212" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:28 %ashr_ln47 = ashr i54 %select_ln47, i54 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="ashr_ln47"/></StgValue>
</operation>

<operation id="213" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="54">
<![CDATA[
for.inc.split._crit_edge_ifconv:29 %trunc_ln47_6 = trunc i54 %ashr_ln47

]]></Node>
<StgValue><ssdm name="trunc_ln47_6"/></StgValue>
</operation>

<operation id="214" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc.split._crit_edge_ifconv:30 %select_ln47_2 = select i1 %icmp_ln47_4, i17 %trunc_ln47_6, i17 %select_ln47_4

]]></Node>
<StgValue><ssdm name="select_ln47_2"/></StgValue>
</operation>

<operation id="215" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:35 %xor_ln47 = xor i1 %icmp_ln47_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="216" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:36 %and_ln47 = and i1 %icmp_ln47_3, i1 %xor_ln47

]]></Node>
<StgValue><ssdm name="and_ln47"/></StgValue>
</operation>

<operation id="217" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:37 %or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47_3

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="218" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:38 %xor_ln47_1 = xor i1 %or_ln47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln47_1"/></StgValue>
</operation>

<operation id="219" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:39 %and_ln47_1 = and i1 %icmp_ln47_2, i1 %xor_ln47_1

]]></Node>
<StgValue><ssdm name="and_ln47_1"/></StgValue>
</operation>

<operation id="233" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32">
<![CDATA[
for.end.loopexit:0 %ret_ln49 = ret i32 %N_read

]]></Node>
<StgValue><ssdm name="ret_ln49"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="220" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="31">
<![CDATA[
for.inc.split:3 %zext_ln43_2 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="221" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:5 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="222" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:6 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="223" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:7 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="224" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:31 %icmp_ln47_5 = icmp_ult  i11 %select_ln47_1, i11 17

]]></Node>
<StgValue><ssdm name="icmp_ln47_5"/></StgValue>
</operation>

<operation id="225" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="11">
<![CDATA[
for.inc.split._crit_edge_ifconv:32 %select_ln47_1cast = zext i11 %select_ln47_1

]]></Node>
<StgValue><ssdm name="select_ln47_1cast"/></StgValue>
</operation>

<operation id="226" st_id="77" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc.split._crit_edge_ifconv:33 %shl_ln47 = shl i17 %trunc_ln47_5, i17 %select_ln47_1cast

]]></Node>
<StgValue><ssdm name="shl_ln47"/></StgValue>
</operation>

<operation id="227" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc.split._crit_edge_ifconv:34 %select_ln47_3 = select i1 %icmp_ln47_5, i17 %shl_ln47, i17 0

]]></Node>
<StgValue><ssdm name="select_ln47_3"/></StgValue>
</operation>

<operation id="228" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc.split._crit_edge_ifconv:40 %sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln47_1, i1 %and_ln47, i1 %and_ln47_1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="229" st_id="77" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="3" op_2_bw="17" op_3_bw="3" op_4_bw="17" op_5_bw="3" op_6_bw="17" op_7_bw="3" op_8_bw="17" op_9_bw="17" op_10_bw="3">
<![CDATA[
for.inc.split._crit_edge_ifconv:41 %storemerge4_i = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.4i17.i17.i3, i3 4, i17 0, i3 2, i17 %trunc_ln47_5, i3 1, i17 %select_ln47_2, i3 0, i17 %select_ln47_3, i17 0, i3 %sel_tmp6

]]></Node>
<StgValue><ssdm name="storemerge4_i"/></StgValue>
</operation>

<operation id="230" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split._crit_edge_ifconv:42 %input_addr = getelementptr i17 %input_r, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="231" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="17" op_1_bw="10">
<![CDATA[
for.inc.split._crit_edge_ifconv:43 %store_ln47 = store i17 %storemerge4_i, i10 %input_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="232" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge_ifconv:46 %br_ln43 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
