INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/ip/ram/sim/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/Ext_16_to_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext_16_to_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/MUX_option.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_option
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/MUX_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/conctrl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cpu_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/dmemory32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/idecode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idecode32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/ifetc32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/minisys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module minisys
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sim_1/new/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_tb
