{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444500702168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444500702169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 11:11:41 2015 " "Processing started: Sat Oct 10 11:11:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444500702169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444500702169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444500702169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444500702567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_trigger.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_trigger.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_trigger " "Found entity 1: active_trigger" {  } { { "../src/active_trigger.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 22 23 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702639 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/mux.v " "Can't analyze file -- file ../src/mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702644 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lfsr.v " "Can't analyze file -- file ../src/lfsr.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702648 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/flipflop.v " "Can't analyze file -- file ../src/flipflop.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_COMPLETE write_complete ft_245_state_machine.v(67) " "Verilog HDL Declaration information at ft_245_state_machine.v(67): object \"WRITE_COMPLETE\" differs only in case from object \"write_complete\" in the same scope" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444500702657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/ft_245_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/ft_245_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 ft_245_state_machine " "Found entity 1: ft_245_state_machine" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/endpoint_registers.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/endpoint_registers.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 endpoint_registers " "Found entity 1: endpoint_registers" {  } { { "../src/endpoint_registers.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 22 27 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_transfer_library.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_transfer_library.v" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer_library " "Found entity 1: active_transfer_library" {  } { { "../src/active_transfer_library.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer_library.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_transfer.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_transfer.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_transfer " "Found entity 1: active_transfer" {  } { { "../src/active_transfer.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 22 24 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_control_register.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_control_register.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_control_register " "Found entity 1: active_control_register" {  } { { "../src/active_control_register.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_control_register.vqm" 22 32 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_block.vqm 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/active_block.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 active_block " "Found entity 1: active_block" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 22 21 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702681 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/write_control_logic.v " "Can't analyze file -- file ../src/write_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702685 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sync_fifo.v " "Can't analyze file -- file ../src/sync_fifo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702689 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/read_control_logic.v " "Can't analyze file -- file ../src/read_control_logic.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702693 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/mem_array.v " "Can't analyze file -- file ../src/mem_array.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702696 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/tb_define.v " "Can't analyze file -- file ../src/tb_define.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1444500702700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/eptwireor.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/eptwireor.v" { { "Info" "ISGN_ENTITY_NAME" "1 eptWireOR " "Found entity 1: eptWireOR" {  } { { "../src/eptWireOR.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/eptWireOR.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702705 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(237) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(237): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444500702710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EPT_4CE6_AF_D1_Top.v(238) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(238): extended using \"x\" or \"z\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1444500702710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(424) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(424): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 424 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444500702711 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_4CE6_AF_D1_Top.v(495) " "Verilog HDL information at EPT_4CE6_AF_D1_Top.v(495): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 495 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444500702711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset EPT_4CE6_AF_D1_Top.v(51) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(51): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444500702711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RANDOM_NUMBER random_number EPT_4CE6_AF_D1_Top.v(85) " "Verilog HDL Declaration information at EPT_4CE6_AF_D1_Top.v(85): object \"RANDOM_NUMBER\" differs only in case from object \"random_number\" in the same scope" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1444500702711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/ept_4ce6_af_d1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/ept_4ce6_af_d1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_4CE6_AF_D1_Top " "Found entity 1: EPT_4CE6_AF_D1_Top" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444500702712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/define.v 0 0 " "Found 0 design units, including 0 entities, in source file /jolly/code_fpga/ept_4ce6_af_data_collector/ept_4ce6_af_data_collector/src/define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444500702716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EPT_4CE6_AF_D1_Top " "Elaborating entity \"EPT_4CE6_AF_D1_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444500702786 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_reset EPT_4CE6_AF_D1_Top.v(122) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(122): object led_reset used but never assigned" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 122 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "random_number_generated EPT_4CE6_AF_D1_Top.v(183) " "Verilog HDL warning at EPT_4CE6_AF_D1_Top.v(183): object random_number_generated used but never assigned" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 183 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timer_value EPT_4CE6_AF_D1_Top.v(292) " "Verilog HDL Always Construct warning at EPT_4CE6_AF_D1_Top.v(292): inferring latch(es) for variable \"timer_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_reset 0 EPT_4CE6_AF_D1_Top.v(122) " "Net \"led_reset\" at EPT_4CE6_AF_D1_Top.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "random_number_generated 0 EPT_4CE6_AF_D1_Top.v(183) " "Net \"random_number_generated\" at EPT_4CE6_AF_D1_Top.v(183) has no driver or initial value, using a default initial value '0'" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 183 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[0\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[0\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702789 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[1\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[1\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[2\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[2\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[3\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[3\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[4\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[4\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[5\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[5\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[6\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[6\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timer_value\[7\] EPT_4CE6_AF_D1_Top.v(292) " "Inferred latch for \"timer_value\[7\]\" at EPT_4CE6_AF_D1_Top.v(292)" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 292 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702790 "|EPT_4CE6_AF_D1_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_control_register active_control_register:ACTIVE_CONTROL_REG_INST " "Elaborating entity \"active_control_register\" for hierarchy \"active_control_register:ACTIVE_CONTROL_REG_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_CONTROL_REG_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer_library active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST " "Elaborating entity \"active_transfer_library\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_LIBRARY_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ft_245_state_machine active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST " "Elaborating entity \"ft_245_state_machine\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\"" {  } { { "../src/active_transfer_library.v" "FT_245_STATE_MACHINE_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer_library.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702797 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usb_rxf_reg ft_245_state_machine.v(96) " "Verilog HDL warning at ft_245_state_machine.v(96): object usb_rxf_reg used but never assigned" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444500702798 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_DATA_IN ft_245_state_machine.v(162) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(162): variable \"USB_DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444500702798 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_REGISTER_DECODE ft_245_state_machine.v(164) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(164): variable \"USB_REGISTER_DECODE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444500702798 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_REGISTER_DECODE ft_245_state_machine.v(157) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(157): inferring latch(es) for variable \"USB_REGISTER_DECODE\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 157 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444500702798 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "USB_RD_N ft_245_state_machine.v(340) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(340): inferring latch(es) for variable \"USB_RD_N\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1444500702798 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "USB_WR ft_245_state_machine.v(423) " "Verilog HDL Always Construct warning at ft_245_state_machine.v(423): variable \"USB_WR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_RD_N ft_245_state_machine.v(340) " "Inferred latch for \"USB_RD_N\" at ft_245_state_machine.v(340)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[0\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[0\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[1\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[1\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[2\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[2\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[3\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[3\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[4\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[4\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[5\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[5\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[6\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[6\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "USB_REGISTER_DECODE\[7\] ft_245_state_machine.v(161) " "Inferred latch for \"USB_REGISTER_DECODE\[7\]\" at ft_245_state_machine.v(161)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_BYTE_READY ft_245_state_machine.v(118) " "Inferred latch for \"DATA_BYTE_READY\" at ft_245_state_machine.v(118)" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444500702799 "|EPT_4CE6_AF_D1_Top|active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "endpoint_registers active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST " "Elaborating entity \"endpoint_registers\" for hierarchy \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\"" {  } { { "../src/active_transfer_library.v" "ENDPOINT_REGISTERS_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer_library.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eptWireOR eptWireOR:wireOR " "Elaborating entity \"eptWireOR\" for hierarchy \"eptWireOR:wireOR\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "wireOR" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_trigger active_trigger:ACTIVE_TRIGGER_INST " "Elaborating entity \"active_trigger\" for hierarchy \"active_trigger:ACTIVE_TRIGGER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRIGGER_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_transfer active_transfer:ACTIVE_TRANSFER_INST_1 " "Elaborating entity \"active_transfer\" for hierarchy \"active_transfer:ACTIVE_TRANSFER_INST_1\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "ACTIVE_TRANSFER_INST_1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_block active_block:BLOCK_TRANSFER_INST " "Elaborating entity \"active_block\" for hierarchy \"active_block:BLOCK_TRANSFER_INST\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "BLOCK_TRANSFER_INST" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444500702816 ""}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "III " "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone III WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 286000 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone %1!s! WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0 "Quartus II" 0 -1 1444500703539 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1444500703828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 48 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 362 -1 0 } } { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 95 -1 0 } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 537 -1 0 } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 298 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1444500703854 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1444500703854 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bc_out\[0\] GND " "Pin \"bc_out\[0\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|bc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[0\] GND " "Pin \"XIO_1\[0\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[1\] GND " "Pin \"XIO_1\[1\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[2\] GND " "Pin \"XIO_1\[2\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[3\] GND " "Pin \"XIO_1\[3\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[4\] GND " "Pin \"XIO_1\[4\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[5\] GND " "Pin \"XIO_1\[5\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[6\] GND " "Pin \"XIO_1\[6\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_1\[7\] GND " "Pin \"XIO_1\[7\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[0\] GND " "Pin \"XIO_2\[0\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "XIO_2\[2\] GND " "Pin \"XIO_2\[2\]\" is stuck at GND" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444500703960 "|EPT_4CE6_AF_D1_Top|XIO_2[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444500703960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1444500704146 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1444500704457 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[0\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[0\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[0\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "transfer_to_device\[2\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 42 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[6\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[6\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[6\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[4\]~reg0_ICOMBOUT " "Logic cell \"active_control_register:ACTIVE_CONTROL_REG_INST\|CONTROL_REGISTER\[4\]~reg0_ICOMBOUT\"" {  } { { "../src/active_control_register.vqm" "CONTROL_REGISTER\[4\]~5" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_control_register.vqm" 32 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|state_in\[3\]~ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|state_in\[3\]~ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "state_in\[3\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 80 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|transfer_to_device\[2\]~reg0_ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|transfer_to_device\[2\]~reg0_ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "transfer_to_device\[2\]~2" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 42 34 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|uc_out~8\"" {  } { { "../src/active_transfer.vqm" "uc_out~8_I" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 422 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[0\]~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[0\]~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[0\]~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9 " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_2\|uc_out~9\"" {  } { { "../src/active_transfer.vqm" "uc_out~9_I" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 433 24 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[1\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[1\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[1\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|address_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "address_from_device\[2\]~2" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 357 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[2\]~2" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[2\]~2" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[3\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[3\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[3\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[3\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[4\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[4\]~4" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[4\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[4\]~4" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[5\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[5\]~5" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[5\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[5\]~5" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[6\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[6\]~6" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[6\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[6\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[6\]~6" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|length_from_device\[7\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "length_from_device\[7\]~7" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 358 31 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|payload_from_device\[7\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "payload_from_device\[7\]~7" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 359 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[2\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[2\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[0\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[0\]~4" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT " "Logic cell \"active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|endpoint_registers:ENDPOINT_REGISTERS_INST\|control_multiplexor\[1\]~ICOMBOUT\"" {  } { { "../src/endpoint_registers.vqm" "control_multiplexor\[1\]~5" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/endpoint_registers.vqm" 348 32 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|to_transfer_update~ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|to_transfer_update~ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "to_transfer_update~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 60 25 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|ept_length\[0\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|ept_length\[0\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "ept_length\[0\]~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_block:BLOCK_TRANSFER_INST\|ept_length\[4\]~reg0_ICOMBOUT " "Logic cell \"active_block:BLOCK_TRANSFER_INST\|ept_length\[4\]~reg0_ICOMBOUT\"" {  } { { "../src/active_block.vqm" "ept_length\[4\]~4" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 44 26 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[4\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[4\]~0" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[5\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[5\]~1" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[2\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[2\]~2" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[3\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[3\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[7\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[7\]~4" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[6\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[6\]~5" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[0\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[0\]~6" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT " "Logic cell \"active_trigger:ACTIVE_TRIGGER_INST\|previous_to_trigupdate\[1\]~ICOMBOUT\"" {  } { { "../src/active_trigger.vqm" "previous_to_trigupdate\[1\]~7" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_trigger.vqm" 109 35 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""} { "Info" "ISCL_SCL_CELL_NAME" "active_transfer:ACTIVE_TRANSFER_INST_1\|state_in\[3\]~ICOMBOUT " "Logic cell \"active_transfer:ACTIVE_TRANSFER_INST_1\|state_in\[3\]~ICOMBOUT\"" {  } { { "../src/active_transfer.vqm" "state_in\[3\]~3" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_transfer.vqm" 80 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500704466 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1444500704466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444500704958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444500705339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[0\] " "No output dependent on input pin \"XIO_2_IN\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[2\] " "No output dependent on input pin \"XIO_2_IN\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_2_IN\[4\] " "No output dependent on input pin \"XIO_2_IN\[4\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_2_IN[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_4\[0\] " "No output dependent on input pin \"XIO_4\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_4\[1\] " "No output dependent on input pin \"XIO_4\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_4\[2\] " "No output dependent on input pin \"XIO_4\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_5\[1\] " "No output dependent on input pin \"XIO_5\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_5\[4\] " "No output dependent on input pin \"XIO_5\[4\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_5\[5\] " "No output dependent on input pin \"XIO_5\[5\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_5\[6\] " "No output dependent on input pin \"XIO_5\[6\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_5\[7\] " "No output dependent on input pin \"XIO_5\[7\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[0\] " "No output dependent on input pin \"XIO_7\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[1\] " "No output dependent on input pin \"XIO_7\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[2\] " "No output dependent on input pin \"XIO_7\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[3\] " "No output dependent on input pin \"XIO_7\[3\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[4\] " "No output dependent on input pin \"XIO_7\[4\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIO_7\[5\] " "No output dependent on input pin \"XIO_7\[5\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|XIO_7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UBA " "No output dependent on input pin \"UBA\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|UBA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UBB " "No output dependent on input pin \"UBB\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|UBB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[0\] " "No output dependent on input pin \"SD_DATA\[0\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|SD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[1\] " "No output dependent on input pin \"SD_DATA\[1\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|SD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[2\] " "No output dependent on input pin \"SD_DATA\[2\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|SD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DATA\[3\] " "No output dependent on input pin \"SD_DATA\[3\]\"" {  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444500705526 "|EPT_4CE6_AF_D1_Top|SD_DATA[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1444500705526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "656 " "Implemented 656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444500705528 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444500705528 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1444500705528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "570 " "Implemented 570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444500705528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444500705528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444500705605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 11:11:45 2015 " "Processing ended: Sat Oct 10 11:11:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444500705605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444500705605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444500705605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444500705605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444500707400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444500707400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 11:11:46 2015 " "Processing started: Sat Oct 10 11:11:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444500707400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1444500707400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1444500707401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1444500707481 ""}
{ "Info" "0" "" "Project  = EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Project  = EPT_4CE6_AF_D1_Top" 0 0 "Fitter" 0 0 1444500707482 ""}
{ "Info" "0" "" "Revision = EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Revision = EPT_4CE6_AF_D1_Top" 0 0 "Fitter" 0 0 1444500707482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1444500707581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EPT_4CE6_AF_D1_Top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"EPT_4CE6_AF_D1_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1444500707597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444500707652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1444500707652 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1444500707758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1444500707768 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444500707971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444500707971 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1444500707971 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1444500707971 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2082 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444500707977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2084 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444500707977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2086 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444500707977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2088 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444500707977 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2090 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1444500707977 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1444500707977 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1444500707979 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 86 " "No exact pin location assignment(s) for 2 pins of 86 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XIO_5\[1\] " "Pin XIO_5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { XIO_5[1] } } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XIO_5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444500708340 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "XIO_7\[0\] " "Pin XIO_7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { XIO_7[0] } } } { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { XIO_7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1444500708340 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1444500708340 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1444500708722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EPT_4CE6_AF_D1_Top.sdc " "Synopsys Design Constraints File file not found: 'EPT_4CE6_AF_D1_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1444500708723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1444500708724 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1444500708732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1444500708733 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1444500708733 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[1\]~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node aa\[1\]~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1444500708770 ""}  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2069 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1444500708770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "Automatically promoted node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1809 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|comb~1" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1810 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete~0" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 88 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1892 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|next\[2\]~8" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 85 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|next[2]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1894 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_reg~1" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 89 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_reg~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1953 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12 " "Destination node active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|read_complete_cntr\[7\]~12" {  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 294 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|read_complete_cntr[7]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1966 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708771 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1444500708771 ""}  } { { "../src/ft_245_state_machine.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/ft_245_state_machine.v" 362 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST|ft_245_state_machine:FT_245_STATE_MACHINE_INST|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 1335 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1444500708771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aa\[0\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node aa\[0\]~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~5_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~5_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 636 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~6_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~6_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 649 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~4_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~4_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 623 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~7_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~7_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 662 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~8_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~8_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 675 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~9_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~9_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 688 24 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~13_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~13_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 739 25 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~14_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~14_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 751 25 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~10_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~10_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 701 25 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "active_block:BLOCK_TRANSFER_INST\|uc_out~11_I " "Destination node active_block:BLOCK_TRANSFER_INST\|uc_out~11_I" {  } { { "../src/active_block.vqm" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/active_block.vqm" 714 25 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { active_block:BLOCK_TRANSFER_INST|uc_out~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1444500708772 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1444500708772 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1444500708772 ""}  } { { "../src/EPT_4CE6_AF_D1_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/src/EPT_4CE6_AF_D1_Top.v" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aa[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 0 { 0 ""} 0 2070 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1444500708772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1444500709243 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444500709245 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1444500709246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444500709248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1444500709250 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1444500709252 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1444500709252 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1444500709253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1444500709684 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1444500709686 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1444500709686 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1444500709706 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1444500709706 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1444500709706 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 0 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 11 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 14 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 1 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 9 1 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 0 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 12 0 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1444500709707 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1444500709707 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1444500709707 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444500709785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1444500710742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444500710979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1444500710991 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1444500712009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444500712009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1444500712532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1444500713392 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1444500713392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444500714240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1444500714240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1444500714240 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1444500714261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1444500714337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1444500714629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1444500714696 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1444500715075 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1444500715594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.fit.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_Data_Collector/EPT_4CE6_AF_D1_Top/output_files/EPT_4CE6_AF_D1_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1444500716128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "951 " "Peak virtual memory: 951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444500716952 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 11:11:56 2015 " "Processing ended: Sat Oct 10 11:11:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444500716952 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444500716952 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444500716952 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1444500716952 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1444500719843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444500719844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 11:11:59 2015 " "Processing started: Sat Oct 10 11:11:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444500719844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1444500719844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1444500719844 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1444500720579 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1444500720599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444500720953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 11:12:00 2015 " "Processing ended: Sat Oct 10 11:12:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444500720953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444500720953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444500720953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1444500720953 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1444500721641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1444500723301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444500723302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 10 11:12:02 2015 " "Processing started: Sat Oct 10 11:12:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444500723302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444500723302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top " "Command: quartus_sta EPT_4CE6_AF_D1_Top -c EPT_4CE6_AF_D1_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444500723302 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1444500723392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444500723585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1444500723643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1444500723643 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1444500723884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EPT_4CE6_AF_D1_Top.sdc " "Synopsys Design Constraints File file not found: 'EPT_4CE6_AF_D1_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1444500723975 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1444500723975 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aa\[1\] aa\[1\] " "create_clock -period 1.000 -name aa\[1\] aa\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444500723978 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " "create_clock -period 1.000 -name active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444500723978 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1444500723978 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1444500724084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724084 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1444500724086 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1444500724099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1444500724149 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1444500724149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.215 " "Worst-case setup slack is -4.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.215            -724.626 aa\[1\]  " "   -4.215            -724.626 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 aa\[1\]  " "    0.226               0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724164 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500724172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500724177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -444.639 aa\[1\]  " "   -3.000            -444.639 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "    0.368               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1444500724300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1444500724332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1444500724806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724940 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1444500724956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1444500724956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.825 " "Worst-case setup slack is -3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.825            -658.280 aa\[1\]  " "   -3.825            -658.280 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 aa\[1\]  " "    0.260               0.000 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500724981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500724988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -444.639 aa\[1\]  " "   -3.000            -444.639 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724995 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "    0.269               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500724995 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500724995 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1444500725091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1444500725342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1444500725342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.270 " "Worst-case setup slack is -1.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.270            -164.353 aa\[1\]  " "   -1.270            -164.353 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500725352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.015 " "Worst-case hold slack is -0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.120 aa\[1\]  " "   -0.015              -0.120 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500725377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500725421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1444500725437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.703 aa\[1\]  " "   -3.000            -320.703 aa\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\]  " "    0.389               0.000 active_transfer_library:ACTIVE_TRANSFER_LIBRARY_INST\|ft_245_state_machine:FT_245_STATE_MACHINE_INST\|state\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1444500725445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1444500725445 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1444500726053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1444500726054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444500726210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 10 11:12:06 2015 " "Processing ended: Sat Oct 10 11:12:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444500726210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444500726210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444500726210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444500726210 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444500726998 ""}
