<!DOCTYPE html>





<html class="theme-next gemini use-motion" lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="generator" content="Hexo 3.7.1">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=7.3.0">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=7.3.0">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=7.3.0">
  <link rel="mask-icon" href="/images/logo.svg?v=7.3.0" color="#222">

<link rel="stylesheet" href="/css/main.css?v=7.3.0">


<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css?v=4.7.0">


<script id="hexo-configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Gemini',
    version: '7.3.0',
    exturl: false,
    sidebar: {"position":"left","display":"hide","offset":12,"onmobile":false},
    back2top: {"enable":true,"sidebar":false,"scrollpercent":false},
    save_scroll: false,
    copycode: {"enable":false,"show_result":false,"style":null},
    fancybox: false,
    mediumzoom: false,
    lazyload: false,
    pangu: false,
    algolia: {
      appID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    },
    localsearch: {"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},
    path: '',
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    translation: {
      copy_button: '复制',
      copy_success: '复制成功',
      copy_failure: '复制失败'
    }
  };
</script>

  <meta name="description" content="#FPGA verilog ##基本理解构建硬件电路，无需ASIC（专用集成电路）相比微处理器内核 简单 快速 省电 相比ASIC和MCU：大量并行结构，可实现数字设计领域几乎所有功能 ##注意点善用 IP Core：原厂提供经过验证的IP内核  官方网站文档介绍国际知名开源网站上的IP核：比如www.opencores.org 代码规范：硬禾实战营Verilog代码规范 通过软核构成嵌入式系统">
<meta property="og:type" content="article">
<meta property="og:title" content="verilog基础">
<meta property="og:url" content="http://yoursite.com/2018/04/24/verilog初探/index.html">
<meta property="og:site_name" content="annosoo&#39;s blog">
<meta property="og:description" content="#FPGA verilog ##基本理解构建硬件电路，无需ASIC（专用集成电路）相比微处理器内核 简单 快速 省电 相比ASIC和MCU：大量并行结构，可实现数字设计领域几乎所有功能 ##注意点善用 IP Core：原厂提供经过验证的IP内核  官方网站文档介绍国际知名开源网站上的IP核：比如www.opencores.org 代码规范：硬禾实战营Verilog代码规范 通过软核构成嵌入式系统">
<meta property="og:locale" content="zh-CN">
<meta property="og:updated_time" content="2019-08-17T02:15:42.042Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="verilog基础">
<meta name="twitter:description" content="#FPGA verilog ##基本理解构建硬件电路，无需ASIC（专用集成电路）相比微处理器内核 简单 快速 省电 相比ASIC和MCU：大量并行结构，可实现数字设计领域几乎所有功能 ##注意点善用 IP Core：原厂提供经过验证的IP内核  官方网站文档介绍国际知名开源网站上的IP核：比如www.opencores.org 代码规范：硬禾实战营Verilog代码规范 通过软核构成嵌入式系统">
  <link rel="canonical" href="http://yoursite.com/2018/04/24/verilog初探/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: false,
    isPost: true,
    isPage: false,
    isArchive: false
  };
</script>

  <title>verilog基础 | annosoo's blog</title>
  








  <noscript>
  <style>
  .use-motion .motion-element,
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-title { opacity: initial; }

  .use-motion .logo,
  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-CN">

  <div class="container sidebar-position-left">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta">

    <div class="custom-logo-site-title">
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">annosoo's blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
  </div>

  <div class="site-nav-toggle">
    <button aria-label="切换导航栏">
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
      
      
      
        
        <li class="menu-item menu-item-home">
      
    

    <a href="/" rel="section"><i class="menu-item-icon fa fa-fw fa-home"></i> <br>首页</a>

  </li>
      
      
      
        
        <li class="menu-item menu-item-about">
      
    

    <a href="/about/" rel="section"><i class="menu-item-icon fa fa-fw fa-user"></i> <br>关于</a>

  </li>
      
      
      
        
        <li class="menu-item menu-item-tags">
      
    

    <a href="/tags/" rel="section"><i class="menu-item-icon fa fa-fw fa-tags"></i> <br>标签</a>

  </li>
      
      
      
        
        <li class="menu-item menu-item-categories">
      
    

    <a href="/categories/" rel="section"><i class="menu-item-icon fa fa-fw fa-th"></i> <br>分类</a>

  </li>
      
      
      
        
        <li class="menu-item menu-item-archives">
      
    

    <a href="/archives/" rel="section"><i class="menu-item-icon fa fa-fw fa-archive"></i> <br>归档</a>

  </li>
  </ul>

</nav>
</div>
    </header>

    


    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
            

          <div id="content" class="content page-post-detail">
            

  <div id="posts" class="posts-expand">
    

  <article class="post" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2018/04/24/verilog初探/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="daiwenji">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/116409-106.jpg">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="annosoo's blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">verilog基础

          
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              
                
              

              <time title="创建时间：2018-04-24 10:45:03" itemprop="dateCreated datePublished" datetime="2018-04-24T10:45:03+08:00">2018-04-24</time>
            </span>
          
            

            
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2019-08-17 10:15:42" itemprop="dateModified" datetime="2019-08-17T10:15:42+08:00">2019-08-17</time>
              </span>
            
          
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Fpga/" itemprop="url" rel="index"><span itemprop="name">Fpga</span></a></span>

                
                
                  ，
                
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Fpga/verilog/" itemprop="url" rel="index"><span itemprop="name">verilog</span></a></span>

                
                
              
            </span>
          

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <p>#FPGA verilog</p>
<p>##基本理解<br>构建硬件电路，无需ASIC（专用集成电路）相比微处理器内核 简单 快速 省电</p>
<p>相比ASIC和MCU：大量并行结构，可实现数字设计领域几乎所有功能</p>
<p>##注意点<br>善用 IP Core：原厂提供经过验证的IP内核  官方网站文档介绍<br>国际知名开源网站上的IP核：比如<a href="http://www.opencores.org" target="_blank" rel="noopener">www.opencores.org</a></p>
<p>代码规范：硬禾实战营Verilog代码规范</p>
<p>通过软核构成嵌入式系统</p>
<p>##实用参考资料<br>傻瓜都能掌握的FPGA知识: FPGA for Dummies</p>
<p>美国大学的数字电路／Verilog教程（基于Digilent的板卡，使用的是Xilinx的</p>
<p>芯片）Introduction to Digital Design Using Digilent FPGA Boards</p>
<p>verilog PPT教程<br><a id="more"></a></p>
<p>##基本语法<br>数字电路三个基本部分：门(Gate) 寄存器(Register) 连线（Wire）</p>
<p>###基本结构<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">Module name,Port list(optional,if there are ports)	（模块名）</span><br><span class="line">Port declarations	（端口声明）</span><br><span class="line">Parameter list</span><br><span class="line">Declaration of variables(wires,reg,integer etc.)	（变量声明）</span><br><span class="line">Instantiation of inner (lower-level) modules	(底层模块)</span><br><span class="line">Structural statements	（结构性语句）</span><br><span class="line">Procedural blocks	（程序块）</span><br><span class="line">endmodule declarations	（结束声明）</span><br></pre></td></tr></table></figure></p>
<p>###注释<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">// Comment</span><br><span class="line"></span><br><span class="line">/*These comments extend</span><br><span class="line">over multiple lines. Good</span><br><span class="line">for commenting out code*/</span><br></pre></td></tr></table></figure></p>
<p>###数据类型</p>
<p>####wire<br>代表硬件元素之间的连接。 默认1位值，除非声明为位矢 默认高阻Z</p>
<p>#####Examples:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">❑ wire a;</span><br><span class="line">❑ wire b, c;</span><br><span class="line">❑ wire d=1’b0;//1位二进制的0</span><br></pre></td></tr></table></figure></p>
<p>####reg<br>数据存储元件，保留值直到下次赋值。 默认值不定X</p>
<p>#####Example:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">reg reset;</span><br><span class="line">initial</span><br><span class="line">begin</span><br><span class="line">reset = 1’b1;</span><br><span class="line">#100 reset=1’b0;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>####vectors<br>位矢<br>wire/reg [msb_index : lsb_index] data_id;</p>
<p>#####Example:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">wire a;</span><br><span class="line">wire [7:0] bus;</span><br><span class="line">wire [31:0] busA, busB, busC;</span><br><span class="line">reg clock;</span><br><span class="line">reg [0:40] virtual_addr;</span><br></pre></td></tr></table></figure></p>
<p>####integer<br>整数（有符号） 类似寄存器的位矢（无符号）</p>
<p>#####Examples:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">integer counter;</span><br><span class="line">initial</span><br><span class="line">counter = -1;</span><br></pre></td></tr></table></figure></p>
<p>####real<br>实型变量 默认值0 不能范围声明 </p>
<p>#####Example:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">real delta;</span><br><span class="line">initial</span><br><span class="line">begin</span><br><span class="line">delta=4e10;</span><br><span class="line">delta=2.13;</span><br><span class="line">end</span><br><span class="line">integer i;</span><br><span class="line">initial</span><br><span class="line">i = delta; // i gets the value 2 (rounded value of 2.13)</span><br></pre></td></tr></table></figure></p>
<p>####time<br>用来存储仿真时间的值<br>time save_sim_time;<br>initial<br>save_sim_time = $time;</p>
<p>arrays 数组（只限一维）支持 reg integer time</p>
<p>&lt;data_type&gt; &lt;var_name&gt;[start_idx : end_idx];</p>
<p>#####Examples:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">integer count[0:7];</span><br><span class="line">reg bool[31:0];</span><br><span class="line">time chk_point[1:100];</span><br><span class="line">reg [4:0] port_id[0:7];</span><br><span class="line">integer matrix[4:0][4:0]; // illegal</span><br></pre></td></tr></table></figure></p>
<p>###数据值</p>
<p>####数字<br>Value of 23:<br>5’b10111 // Binary<br>5’d23 // Decimal<br>5’h17 // Hex</p>
<p>####常数<br>wire [3:0] t,d;<br>assign t = 23;<br>assign d= 4’b0111;</p>
<p>####参数<br>parameter n=4;<br>wire [n-1:0] t, d;</p>
<p>###操作符</p>
<p>####算术<br>*,+,-, /,%</p>
<p>####比较<br>&lt;,&lt;=,&gt;,&gt;=,==, !=</p>
<p>####位操作<br>• Not: ~<br>• XOR: ^<br>• And : &amp; 5’b11001 &amp; 5’b01101 ==&gt;<br>5’b01001<br>• OR: |<br>• XNOR: ~^ or ^~</p>
<p>####逻辑操作<br>• ! : Not<br>• &amp;&amp; : AND 27 &amp;&amp; -3 ==&gt; 1<br>• || : OR</p>
<p>####移位操作<br>Shift Left: &lt;&lt;<br>Shift right: &gt;&gt;</p>
<p>###结构上和程序上</p>
<p>####结构上:电路的文本描述<br>顺序不重要（并行）<br>以assign语句开始</p>
<p>####程序上:类似C<br>有顺序（顺行）<br>以initial或者always语句开始</p>
<p>#####阻塞和非阻塞赋值<br>阻塞:类似C   “=”<br>当前赋值结束后才进行下一次赋值<br>用于combinational logic（组合逻辑）<br>非阻塞：        “&lt;=”<br>触发条件来临之前不发生改变<br>用于（触发器，锁存器和寄存器）</p>
<p>#####if,case,loop语句<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">If Statements </span><br><span class="line">if-else if-else</span><br><span class="line"></span><br><span class="line">Case Statements </span><br><span class="line">case-case1,...-endcase</span><br><span class="line"></span><br><span class="line">For Loops</span><br><span class="line">for</span><br></pre></td></tr></table></figure></p>
<p>#####触发器Flip-Flops</p>
<p>######简单D触发<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">alway@(posedge clk)    --clk上升沿</span><br><span class="line">begin</span><br><span class="line">  a&lt;=b&amp;c;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>######带异步复位的D触发<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">always@(posedge clk or negedge rst)</span><br><span class="line">begin</span><br><span class="line">  if(!rst) a&lt;=0;</span><br><span class="line">  else a&lt;=b;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>######带同步重置和使能端的D触发<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">always@(posedge clk)</span><br><span class="line">begin</span><br><span class="line">  if（rst) a&lt;=0;</span><br><span class="line">  else if(enable)a&lt;=b;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>#####移位寄存器<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">reg[3:0] Q;</span><br><span class="line">always@(posedge clk or posedge rset)</span><br><span class="line">begin</span><br><span class="line">  if(rset)Q&lt;=0;</span><br><span class="line">  else </span><br><span class="line">   Q&lt;=Q&lt;&lt;1; 	--循环左移1位</span><br><span class="line">   Q[0]&lt;=Q[3]; </span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>#####多路器<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">法1:assign a=(select?b:c) 	</span><br><span class="line">法2:if</span><br><span class="line">法3:case</span><br></pre></td></tr></table></figure></p>
<p>#####计数器<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">reg [7:0]count;		--存储数据</span><br><span class="line">wire enable;		--信号控制变化</span><br><span class="line">always@(posedge clk or negedge rst)</span><br><span class="line">begin</span><br><span class="line">  if(rst)count&lt;=0;</span><br><span class="line">  else if(enable)</span><br><span class="line">    count&lt;=count+1;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>#####有限状态机Finite State Machines<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">// state flip-flops</span><br><span class="line">reg [2:0] state, nxt_st;</span><br><span class="line">// state definitions</span><br><span class="line">parameter reset=0,S1=1,S2=2,S3=3,..</span><br><span class="line"></span><br><span class="line">// REGISTER DEFINITION</span><br><span class="line">always@(posedge clk)</span><br><span class="line">begin</span><br><span class="line">state&lt;=nxt_st;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">// OUTPUT CALCULATIONS</span><br><span class="line">output= f(state, inputs)</span><br><span class="line"></span><br><span class="line">// NEXT STATE CALCULATIONS</span><br><span class="line">always@(state or inputs or ...)</span><br><span class="line">begin</span><br><span class="line">…</span><br><span class="line">nxt_st= ...</span><br><span class="line">…</span><br><span class="line">end</span><br></pre></td></tr></table></figure></p>
<p>###代码规范</p>
<p>####标准的文件头<br>作者名，模块名，创建日期，概要，更改记录，版权等必要信息。 统一使用以下的文件头：其中*为必需的项目<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line">//********************************************************</span><br><span class="line">//</span><br><span class="line">//   Copyright(c)2016, ECBC </span><br><span class="line">//   All rights reserved</span><br><span class="line">//</span><br><span class="line">//   File name       :   MODULE_NAME.v</span><br><span class="line">//   Module name     :   MODULE_NAME</span><br><span class="line">//   Author          :   STEP</span><br><span class="line">//   Description     ：  </span><br><span class="line">//   Email           :   Author’s email</span><br><span class="line">//   Data            :   2016/08/01</span><br><span class="line">//   Version         :   current version, just this: v1.0</span><br><span class="line">//</span><br><span class="line">//   Abstract        :   </span><br><span class="line">//</span><br><span class="line">//   Modification history</span><br><span class="line">//   ----------------------------------------------------------------------------</span><br><span class="line">// Version       Data(2016/08/01)   V1.0</span><br><span class="line">// Description</span><br><span class="line">//</span><br><span class="line">//*************************************************************</span><br></pre></td></tr></table></figure></p>
<p>####标准的module格式<br>模块名、模块例化名统一，例化名前加大写U_以区分 （ 多次例化另加标识 ），三者关系：<br>文件名 ：xxx .v (小写)<br>模块名 ：XXX （大写）<br>例化名 ：U_XXX (大写)<br>IP 内部所有的模块名都要加IP名或者IP名简称作前缀，如USB_CTRL、USB_TX_FIFO。<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br></pre></td><td class="code"><pre><span class="line">// *****************************</span><br><span class="line">//  DEFINE MODULE PORT  //</span><br><span class="line">// ******************************</span><br><span class="line">//</span><br><span class="line">module  MODULE_NAME  				//模块名一行</span><br><span class="line">(  						//括号顶格，端口部分换行</span><br><span class="line">	// INPUT  				//尽量先输入，后输出定义</span><br><span class="line">	input_port_1, 				//可同时按接口对象等分类，一行一个</span><br><span class="line">	…</span><br><span class="line">	input_port_m, </span><br><span class="line"> </span><br><span class="line">	// OUTPUT</span><br><span class="line">	output_port_1,</span><br><span class="line">	…</span><br><span class="line">	output_port_m, </span><br><span class="line">);</span><br><span class="line">	// *****************************</span><br><span class="line">	//  DEFINE PARAMETER  	</span><br><span class="line">	// ******************************</span><br><span class="line">	parameter… 				//参数名采用大写</span><br><span class="line"> </span><br><span class="line">	// ******************************</span><br><span class="line">	// DEFINE INPUT</span><br><span class="line">	// ******************************</span><br><span class="line">	input				rst_n   ;    	// reset, (active low) .	//input到寄存器名之间四个tab键，注意对齐</span><br><span class="line">	input				clk_*   ;    	// clock signal , 50M .		//注意注释的格式，简洁有力，尽量使用英文</span><br><span class="line">	input  [n:0]		        a_din   ;    	// *****			//此处是在模块名部分没有声明端口类型时用</span><br><span class="line">	input  [k:0]		        b_din   ;    	// *****			//注释尽量不要挨到前面，然后全左对齐</span><br><span class="line"> </span><br><span class="line">	// ******************************</span><br><span class="line">	// DEFINE OUTPUT  </span><br><span class="line">	// ******************************</span><br><span class="line">	output  [m:0]    	a_dout   ;    	// *****				//位宽定义和output之间加一个tab或空格，统一即可</span><br><span class="line">	output  [i:0]    	b_dout   ;    	// *****</span><br><span class="line"> </span><br><span class="line">	// ******************************</span><br><span class="line">	// OUTPUT ATRRIBUTE  </span><br><span class="line">	// ******************************</span><br><span class="line">	// REGS</span><br><span class="line">	reg   [m:0]    		a_dout   ;     // *****</span><br><span class="line">	//WIRES</span><br><span class="line">	wire  [i:0]     	b_dout   ;     // *****</span><br><span class="line"> </span><br><span class="line"> </span><br><span class="line">	// ******************************</span><br><span class="line">	// INSTSNCE MODULE   </span><br><span class="line">	// ******************************</span><br><span class="line">	MODULE_NAME_A  	U_MODULE_NAME_A(					//例化名从和模块名相距四个tab，括号后换行</span><br><span class="line">					.A	(A			),	//端口和例化名对齐，后3个tab再括号连线</span><br><span class="line">					.B	(B			),	//括号内3个tab的宽度，全对齐</span><br><span class="line">					.C	(C			),</span><br><span class="line">					); …</span><br><span class="line"> </span><br><span class="line">	// ******************************</span><br><span class="line">	//MAIN CODE  </span><br><span class="line">	// ******************************</span><br><span class="line">	… …</span><br><span class="line">	… …</span><br><span class="line">	… …</span><br><span class="line">	// ******************************  //</span><br><span class="line">endmodule									//结尾顶格，中间部分均从一个tab开始</span><br></pre></td></tr></table></figure></p>
<p>####一致的排版<br>//统一的缩排取4个空格宽度<br>    //输入输出信号的宽度定义与关键字之间，信号名与宽度之间要用tab分开；所有宽度定义对所有信号名对齐，代码风格统一如下：<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">input   [3:0]   	input_a  ;    // *****</span><br><span class="line">input		input_b  ;    // *****</span><br><span class="line">   …</span><br><span class="line">output  [128:0] 	output_a ;</span><br><span class="line">output  [15:0]  	output_b ;</span><br><span class="line">output		output_c ;</span><br></pre></td></tr></table></figure></p>
<p>####一致的 begin end 书写方式<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line">//always 中，一定要用begin end 区分，格式和代码风格统一如下：</span><br><span class="line">	always @ (postedge clk or negedge rst_n）</span><br><span class="line">	begin</span><br><span class="line">		if (rst_n==1’b0)</span><br><span class="line">			syn_rst&lt;= ‘DLY 1’b0;</span><br><span class="line">		else</span><br><span class="line">			begin</span><br><span class="line">				if (a==b)</span><br><span class="line">					syn_rst&lt;= ‘DLY 1’b1;</span><br><span class="line">				else</span><br><span class="line">					syn_rst&lt;= ‘DLY 1’b0;</span><br><span class="line">			end</span><br><span class="line">	end</span><br><span class="line">	//if else 中仅有一个语句行时，不要使用begin end; 如果有多个语句行时，begin end和if （）或else （）空四个格。	格式如下：</span><br><span class="line">	if  (…)</span><br><span class="line">	…</span><br><span class="line">	else if (…)</span><br><span class="line">	else </span><br><span class="line">	//********************************************************************</span><br><span class="line"> </span><br><span class="line">	if  (…)</span><br><span class="line">		…</span><br><span class="line">	else if (…)</span><br><span class="line">		    begin</span><br><span class="line">			…</span><br><span class="line">			…(</span><br><span class="line">		    end</span><br><span class="line">	else</span><br></pre></td></tr></table></figure></p>
<p>####一致的信号命名风格<br>简洁，清晰，有效是基本的信号命名规则，详见命名规范。<br>全称    缩写    中文含义<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line">acknowledge	ack	应答</span><br><span class="line">adress	addr(ad)	地址</span><br><span class="line">arbiter	arb	仲裁</span><br><span class="line">check	chk	校验，如CRC校验</span><br><span class="line">clock	clk	时钟</span><br><span class="line">config	cfg	Configuration,装置</span><br><span class="line">control	ctrl	控制</span><br><span class="line">count	cnt	计数</span><br><span class="line">data in	din(di)	数据输入</span><br><span class="line">data out	dout(do)	数据输出</span><br><span class="line">decode	de	译码</span><br><span class="line">decrease	dec	减一</span><br><span class="line">delay	dly	</span><br><span class="line">disable	dis	不使能</span><br><span class="line">error	err	错误（指示）</span><br><span class="line">enable	en	使能</span><br><span class="line">frame	frm	帧</span><br><span class="line">generate	gen	生成，如CRC生成</span><br><span class="line">grant	gnt	申请通过</span><br><span class="line">increase	inc	加一</span><br><span class="line">input	in(i)	</span><br><span class="line">length	len	（帧、包）长</span><br><span class="line">nmport	nm	网管相关</span><br><span class="line">output	out(o)	</span><br><span class="line">packet不推荐packet	pkt	与帧相同</span><br><span class="line">priority	pri	优先级</span><br><span class="line">pointer	ptr	指针</span><br><span class="line">rd enable	ren	读使能</span><br><span class="line">read	rd	读（操作）</span><br><span class="line">ready	rdy	应答信号或准备好</span><br><span class="line">receive	rx	（帧数据）接收</span><br><span class="line">request	req	（服务、仲裁）请求</span><br><span class="line">reset	rst	</span><br><span class="line">segment	seg	</span><br><span class="line">souce	scr	源（端口）</span><br><span class="line">ststistics	stat	统计</span><br><span class="line">timer	tmr	定时器</span><br><span class="line">switcher	sf	Switch fabric</span><br><span class="line">temporary	tmp	临时</span><br><span class="line">transmit	tx	发送（帧数据）相关</span><br><span class="line">Valid	vld(v)	有效、校验正确</span><br><span class="line">wr enable	wen	写使能</span><br><span class="line">write	wr	写操作</span><br><span class="line">a.端口、信号、变量名的所有字母小写：函数名、宏定义、参数定义用大写 </span><br><span class="line">b.使用简称、缩略词（加上列表） </span><br><span class="line">c.基于含义命名（避免以数字命名的简单做法），含义可分段（最多分三段），每一小段之间加下划线”_”,如tx_data_val;命名长度一般限制在20个字符以内。 </span><br><span class="line">d.低电平有效信号，加后缀”_n”,如 rst_n </span><br><span class="line">e.无条件寄存的寄存信号在原信号上加ff1、ff2… 如原信号 data_in, 寄存一拍data_in_ff1,寄存两拍data_in_ff2 </span><br><span class="line">f.不能用 ”reg”,作为最后的后缀名，因为综合工具会给寄存器自动加上_reg, 如果命名里就用_reg作为后缀名则扰乱了网表的可读性。</span><br></pre></td></tr></table></figure></p>
<p>####模板示例<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br></pre></td><td class="code"><pre><span class="line">//********************************************************</span><br><span class="line">//</span><br><span class="line">//   Copyright(c)2016, ECBC </span><br><span class="line">//   All rights reserved</span><br><span class="line">//</span><br><span class="line">//   File name       :   MODULE_NAME.v</span><br><span class="line">//   Module name     :   MODULE_NAME</span><br><span class="line">//   Author          :   STEP</span><br><span class="line">//	 Description	 ：  </span><br><span class="line">//   Email           :   Author’s email</span><br><span class="line">//   Data            :   2016/08/01</span><br><span class="line">//   Version         :   current version, just this: v1.0</span><br><span class="line">//</span><br><span class="line">//   Abstract        :   </span><br><span class="line">//</span><br><span class="line">//   Modification history</span><br><span class="line">//   ----------------------------------------------------------------------------</span><br><span class="line">// Version       Data(2016/08/01)   V1.0</span><br><span class="line">// Description</span><br><span class="line">//</span><br><span class="line">//*************************************************************</span><br><span class="line">//*******************</span><br><span class="line">//DEFINE(s)</span><br><span class="line">//*******************</span><br><span class="line"> </span><br><span class="line">//*******************</span><br><span class="line">//DEFINE(s)</span><br><span class="line">//*******************</span><br><span class="line">//`define UDLY 1    //Unit delay, for non-blocking assignments in sequential logic</span><br><span class="line"> </span><br><span class="line">//*******************</span><br><span class="line">//DEFINE MODULE PORT</span><br><span class="line">//*******************</span><br><span class="line">module MODULE_NAME</span><br><span class="line">(</span><br><span class="line">	//INPUT</span><br><span class="line">	rest_n         ,</span><br><span class="line">	clk_*          ,</span><br><span class="line">	a_din          ,</span><br><span class="line">	b_din          ,</span><br><span class="line"> </span><br><span class="line">	//OUTPUT</span><br><span class="line">	a_dout         ,</span><br><span class="line">	b_dout</span><br><span class="line">);</span><br><span class="line"> </span><br><span class="line">	//*******************</span><br><span class="line">	//DEFINE PARAMETER</span><br><span class="line">	//*******************</span><br><span class="line">	parameter			T1S	=	24_999_999;</span><br><span class="line"> </span><br><span class="line">	//*******************</span><br><span class="line">	//DEFINE INPUT</span><br><span class="line">	//*******************</span><br><span class="line">	input             	rst_n		;    //reset, active low .</span><br><span class="line">	input             	clk_*		;    //clock signal, 50M .</span><br><span class="line">	input  [n:0]		a_din		;    //*****</span><br><span class="line">	input  [k:0]       	b_din		;    //*****</span><br><span class="line"> </span><br><span class="line">	//*******************</span><br><span class="line">	//DEFINE OUTPUT</span><br><span class="line">	//*******************</span><br><span class="line">	output  [m:0]    	a_dout      ;    //*****</span><br><span class="line">	output  [i:0]     	b_dout      ;    //*****</span><br><span class="line"> </span><br><span class="line">	//********************</span><br><span class="line">	//OUTPUT ATTRIBUTE</span><br><span class="line">	//********************</span><br><span class="line">	//REGS</span><br><span class="line">	reg   [m:0]     	a_dout		;    //*****</span><br><span class="line"> </span><br><span class="line">	//WIRES</span><br><span class="line">	wire  [i:0]      	b_dout		;    //*****</span><br><span class="line"> </span><br><span class="line">	//*********************</span><br><span class="line">	//INNER SIGNAL DECLARATION</span><br><span class="line">	//*********************</span><br><span class="line">	//REGS</span><br><span class="line">	reg   [3:0]       	counter     ;    //*****</span><br><span class="line"> </span><br><span class="line">	//WIRES</span><br><span class="line">	wire  [7:0]       	temp1		;    //*****</span><br><span class="line"> </span><br><span class="line">	//*********************</span><br><span class="line">	//INSTANTCE MODULE</span><br><span class="line">	//*********************</span><br><span class="line"> </span><br><span class="line">	//**************************************************************</span><br><span class="line">	//instance of module MODULE_NAME_A filename:module_name_a.v</span><br><span class="line">	//**************************************************************</span><br><span class="line">	MODULE_NAME_A  U_MUDULE_NAME_A(</span><br><span class="line">					.A			(A			),</span><br><span class="line">					.B			(B			),</span><br><span class="line">					.C			(C			)</span><br><span class="line">					);</span><br><span class="line"> </span><br><span class="line">	//*********************</span><br><span class="line">	//MAIN CORE</span><br><span class="line">	//*********************</span><br><span class="line"> </span><br><span class="line">	//Sequential logic style</span><br><span class="line">	always@(posedge clk_* or negedge rest_n)</span><br><span class="line">	begin : SEQ_BLOCK_NAME</span><br><span class="line">		if (rst_n==1’b0)</span><br><span class="line">			counter&lt;=4’b0;</span><br><span class="line">		else</span><br><span class="line">			begin</span><br><span class="line">				if (expression)</span><br><span class="line">					counter &lt;= #`DLY siginal_b;</span><br><span class="line">				else;</span><br><span class="line">			end</span><br><span class="line">	end // SEQ_BLOCK_NAME</span><br><span class="line"> </span><br><span class="line">	//Combinational logic style</span><br><span class="line">	always@(signal_a or signal_b)</span><br><span class="line">	begin:COM_BLOCK-NAME</span><br><span class="line">		case (expression)</span><br><span class="line">			item1    :begin</span><br><span class="line">						 signal_c=*****;</span><br><span class="line">					  end</span><br><span class="line">			item2    : //statement;</span><br><span class="line">			default   ://statement;</span><br><span class="line">		endcase</span><br><span class="line">	end // COM_BLOCK_NAME</span><br><span class="line"> </span><br><span class="line">	assign	out	= expression ? (1’b0):(1’b1);</span><br><span class="line"> </span><br><span class="line">	//*********************</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></p>

    </div>

    
    
    
        
      
        

<div>
<ul class="post-copyright">
  <li class="post-copyright-author">
    <strong>本文作者： </strong>daiwenji</li>
  <li class="post-copyright-link">
    <strong>本文链接：</strong>
    <a href="http://yoursite.com/2018/04/24/verilog初探/" title="verilog基础">http://yoursite.com/2018/04/24/verilog初探/</a>
  </li>
  <li class="post-copyright-license">
    <strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" rel="noopener" target="_blank"><i class="fa fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li>
</ul>
</div>

      

      <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-next post-nav-item">
              
            </div>

            <span class="post-nav-divider"></span>

            <div class="post-nav-prev post-nav-item">
              
                <a href="/2019/08/16/hello-world/" rel="prev" title="Hello World">
                  Hello World <i class="fa fa-chevron-right"></i>
                </a>
              
            </div>
          </div>
        
      </footer>
    
  </div>
  
  
  
  </article>

  </div>


          </div>
          

        </div>
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    <div class="sidebar-inner">

      <div class="site-overview-wrap sidebar-panel sidebar-panel-active">
        <div class="site-overview">

          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image"
      src="/images/116409-106.jpg"
      alt="daiwenji">
  <p class="site-author-name" itemprop="name">daiwenji</p>
  <div class="site-description motion-element" itemprop="description"></div>
</div>
  <nav class="site-state motion-element">
      <div class="site-state-item site-state-posts">
        
          <a href="/archives/">
        
          <span class="site-state-item-count">3</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
    
      
      
      <div class="site-state-item site-state-categories">
        
          
            <a href="/categories/">
          
        
        
        
          
        
          
        
          
        
          
        
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">分类</span>
        </a>
      </div>
    
  </nav>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
      
      
        
      
      
        
      
        <a href="https://github.com/annosoo" title="GitHub &rarr; https://github.com/annosoo" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
    
  </div>
  <div class="cc-license motion-element" itemprop="license">
    
  
    <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" class="cc-opacity" rel="noopener" target="_blank"><img src="/images/cc-by-nc-sa.svg" alt="Creative Commons"></a>
  </div>




        </div>
      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2019</span>
  <span class="with-love" id="animate">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">daiwenji</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io" class="theme-link" rel="noopener" target="_blank">Hexo</a> 强力驱动 v3.7.1</div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">主题 – <a href="https://theme-next.org" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> v7.3.0</div>

        








        
      </div>
    </footer>
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
      </div>

    

  </div>

  
  <script src="/lib/jquery/index.js?v=3.4.1"></script>
  <script src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  <script src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>

<script src="/js/utils.js?v=7.3.0"></script><script src="/js/motion.js?v=7.3.0"></script>

<script src="/js/schemes/pisces.js?v=7.3.0"></script>



<script src="/js/next-boot.js?v=7.3.0"></script>




  




























  

  

  


  
  <script src="/js/scrollspy.js?v=7.3.0"></script><script src="/js/post-details.js?v=7.3.0"></script>


</body>
</html>

<!-- ҳ����С���� -->
<script type="text/javascript" src="/js/src/clicklove.js"></script>
