<HTML>
<HEAD>
<META HTTP-EQUIV="CONTENT-TYPE" CONTENT="TEXT/HTML; CHARSET=UTF-8">
<TITLE>FPU Flags Affected</TITLE>
</HEAD>
<BODY>
<H1>FPU Flags Affected</H1><!-- entering slot 879 -->
<P>
The floating-point instruction pages have a section called "FPU Flags Affected,"
which tells how each instruction can affect the four condition code bits
of the FPU status word. These pages contain a condition code information
table similar to the following:
<PRE>┌──┬──┬──┬──┐
│C0│C1│C2│C3│
├──┼──┼──┼──┤
│? │* │? │? │
└──┴──┴──┴──┘
</PRE>

<P>
The first row of the table lists the names of the floating-point condition
code flags.  The entries in the second row are filled in according to how
the flag is affected by the instruction:
<PRE>┌────────┬────────────────────────────────┐
│VALUE   │MEANING                         │
├────────┼────────────────────────────────┤
│&lt;blank&gt; │Instruction does not affect flag│
├────────┼────────────────────────────────┤
│0       │Instruction clears the flag     │
├────────┼────────────────────────────────┤
│1       │Instruction sets the flag       │
├────────┼────────────────────────────────┤
│?       │Instruction's effect on the flag│
│        │is undefined                    │
├────────┼────────────────────────────────┤
│*       │Instruction modifies the flag   │
│        │(either sets or clears depending│
│        │on operands)                    │
└────────┴────────────────────────────────┘
</PRE>

<P>
The four FPU condition code bits (C0, C1, C2, and C3) are similar to the
flags in a CPU; the processor updates these bits to reflect the outcome
of arithmetic operations.  The effect of these instructions on the condition
code bits is summarized in the following table:
<P>
<B>Condition Code Interpretation</B> ┌─────────────────────────┬─────────────┬────────────┬────────────┬────────────┐
<BR>
│ INSTRUCTION       │    C0   │   C3   │   C2   │   C1   │
<BR>
├─────────────────────────┼─────────────┴────────────┼────────────┼────────────┤
<BR>
│ FCOM, FCOMP, FCOMPP,   │  Result of Comparison  │ Operands  │ Zero or
  │
<BR>
│ FTST, FUCOMPP, FICOM,  │              │ is not   │ O/U#    │
<BR>
│ FICOMP          │              │ Comparable │       │
<BR>
├─────────────────────────┼──────────────────────────┴────────────┼────────────┤
<BR>
│ FXAM           │       Operand class       │ Sign or   │
<BR>
│             │                    │ O/U#    │
<BR>
├─────────────────────────┼─────────────┬────────────┬────────────┼────────────┤
<BR>
│ FPREM, FPREM1      │    Q2   │   Q1   │ 0=reduction│ Q0 or O/U# │
<BR>
│             │       │       │  complete  │       │
<BR>
│             │       │       │       │       │
<BR>
│             │       │       │ 1=reduction│       │
<BR>
│             │       │       │ incomplete │       │
<BR>
├─────────────────────────┼─────────────┴────────────┴────────────┼────────────┤
<BR>
│ FIST, FBSTP, FRINDINT,  │        UNDEFINED        │ Roundup or │
<BR>
│ FST, FSTP, FADD, FMUL,  │                    │ O/U#    │
<BR>
│ FDIV, FDIVR, FSUB,    │                    │       │
<BR>
│ FSUBR, FSCALE, FSQRT,  │                    │       │
<BR>
│ FPATAN, F2XM1, FYL2X,  │                    │       │
<BR>
│ FYL2XP1         │                    │       │
<BR>
├─────────────────────────┼──────────────────────────┬────────────┼────────────┤
<BR>
│ FPTAN, FSIN, FCOS,    │     UNDEFINED     │ 0=reduction│ Roundup or │

<BR>
│ FSINCOS         │              │ complete  │ O/U#    │
<BR>
│             │              │       │ (UNDEFINED │
<BR>
│             │              │ 1=reduction│ if C2=1)  │
<BR>
│             │              │ incomplete │       │
<BR>
├─────────────────────────┼──────────────────────────┴────────────┼────────────┤
<BR>
│ FCHS, FABS, FXCH,    │        UNDEFINED        │ Zero or   │
<BR>
│ FINCSTP, FDECSTP, Con-  │                    │ O/U#    │
<BR>
│ stant Loads, FXTRACT,  │                    │       │
<BR>
│ FLD, FILD, FBLD, FSTP  │                    │       │
<BR>
│ (ext. real)       │                    │       │
<BR>
├─────────────────────────┼───────────────────────────────────────┴────────────┤
<BR>
│ FLDENV, FRSTOR      │       Each bit loaded from memory       │
<BR>
├─────────────────────────┼────────────────────────────────────────────────────┤
<BR>
│ FLDCW, FSTENV, FSTCW,  │            UNDEFINED           │
<BR>
│ FSTSW, FCLEX       │                           │
<BR>
├─────────────────────────┼─────────────┬────────────┬────────────┬────────────┤
<BR>
│ FINIT, FSAVE       │   Zero   │   Zero   │   Zero   │   Zero   │
<BR>
└─────────────────────────┴─────────────┴────────────┴────────────┴────────────┘
<BR>

<P>
<B>NOTES:</B><!-- lm: 0x2 1 -->
<UL>
<P>
<B>O/U#</B><!-- lm: 0x2 15 -->
<UL> When both IE and SF bits of status word
are set, this bit distinguishes between stack overflow (C1=1) and underflow
(C1=0).<!-- lm: 0x2 1 -->
</UL><B> Reduction</B><!-- lm: 0x2 15 -->
<UL> If
FPREM and FPREM1 produces a remainder that is less than the modulus, reduction
is complete.  When reduction is incomplete the value at the top of the stack
is a parial remainder, which can be used as input to further reduction.
 For FPTAN, FSIN, FCOS and FSINCOS, the reduction bit is set if the operand
at the top of the stack is too large.  In this case, the original operand
remains at the top of the stack.<!-- lm: 0x2 1 -->
</UL><B> Roundup</B><!-- lm: 0x2 15 -->
<UL> When
the PE bit of the status word is set, this bit indicates whether the last
rounding in the instruction<!-- entering slot 880 --> was upward.<!-- lm: 0x2 1 -->
</UL><B> UNDEFINED
</B><!-- lm: 0x2 15 -->
<UL>Do not rely on any specific value in these bits.
<!-- lm: 0x2 1 -->
</UL>
<P>
The condition code bits are used primarily for conditional branching.  The
FSTSW AX instruction stores the FPU status word directly into the AX register,
allowing these condition codes to be inspected efficiently.  The SAHF instruction
can copy C3 - C0 directly to the CPU's flag bits to simplify conditional
branching.  The following table shows the mapping of these bits to the CPU
flag bits.
<PRE>┌────────────┬────────────┐│FPU FLAG    │IU FLAG     │
├────────────┼────────────┤
│C0          │CF          │
├────────────┼────────────┤
│C1          │(None)      │
├────────────┼────────────┤
│C2          │PF          │
├────────────┼────────────┤
│C3          │ZF          │
└────────────┴────────────┘
</PRE>


<P><HR>

<A HREF="864_L4_FlagsAffected.html">[Back: Flags Affected]</A> <BR>
<A HREF="866_L4_NumericExceptions.html">[Next: Numeric Exceptions]</A> 
</BODY>
</HTML>
