Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 19 15:18:04 2024
| Host         : rsws09.kaust.edu.sa running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file project_toplevel_control_sets_placed.rpt
| Design       : project_toplevel
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    65 |
|    Minimum number of control sets                        |    65 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   367 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    65 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             221 |          118 |
| No           | No                    | Yes                    |              72 |           51 |
| No           | Yes                   | No                     |              23 |           16 |
| Yes          | No                    | No                     |               6 |            4 |
| Yes          | No                    | Yes                    |             584 |          228 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |            Enable Signal            |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  keyboard_controller/bit_count_reg[1]_LDC_i_1_n_0 |                                     | keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[4]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[0]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[1]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[2]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[5]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[6]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[6]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[7]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[7]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[3]_LDC_i_1_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/bit_count_reg[3]_LDC_i_1_n_0 |                                     | keyboard_controller/bit_count_reg[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[0]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[1]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[1]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[2]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[2]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[5]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[5]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[6]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[6]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[7]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[7]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[3]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[3]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0 |                                     | keyboard_controller/bit_count_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  keyboard_controller/bit_count_reg[0]_LDC_i_1_n_0 |                                     | keyboard_controller/bit_count_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  keyboard_controller/keycode_reg[4]_LDC_i_1_n_0   |                                     | keyboard_controller/keycode_reg[4]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  char_drive0/is_char                              |                                     |                                                  |                1 |              1 |         1.00 |
|  VGA_VS_OBUF_BUFG                                 |                                     |                                                  |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/bit_count_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/keycode_reg[0]_LDC_i_2_n_0   |                1 |              1 |         1.00 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/key_release_i_1_n_0          |                1 |              1 |         1.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[2].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[6].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[4].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  instance_name/inst/clk_out1                      | keyboard_controller/key_valid       | keyboard_controller/key_release                  |                1 |              4 |         4.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[2].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[5].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[1].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  VGA_VS_OBUF_BUFG                                 | enemies[7].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                4 |              4 |         1.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[3].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[0].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  VGA_VS_OBUF_BUFG                                 | enemies[1].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[6].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                1 |              4 |         4.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[4].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | enemies[7].enemy_flipped_inst/x_vel | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  VGA_VS_OBUF_BUFG                                 | enemies[0].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  VGA_VS_OBUF_BUFG                                 | enemies[3].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                3 |              4 |         1.33 |
|  VGA_VS_OBUF_BUFG                                 | enemies[5].enemy_inst/y_vel         | enemies[7].enemy_inst/CPU_RESETN                 |                2 |              4 |         2.00 |
|  VGA_VS_OBUF_BUFG                                 | char_drive0/x_vel[3]_i_1__7_n_0     |                                                  |                4 |              6 |         1.50 |
|  instance_name/inst/clk_out1                      |                                     | keyboard_controller/shift_reg[8]_i_1_n_0         |                4 |              8 |         2.00 |
|  instance_name/inst/clk_out1                      | vga_controller_0/vc                 | enemies[7].enemy_inst/CPU_RESETN                 |                4 |             11 |         2.75 |
|  instance_name/inst/clk_out1                      | prbs/load                           | enemies[7].enemy_inst/CPU_RESETN                 |                4 |             12 |         3.00 |
|  VGA_VS_OBUF_BUFG                                 |                                     | enemies[7].enemy_inst/CPU_RESETN                 |               16 |             16 |         1.00 |
|  VGA_VS_OBUF_BUFG                                 | char_drive0/en                      | enemies[7].enemy_inst/CPU_RESETN                 |                4 |             20 |         5.00 |
|  instance_name/inst/clk_out1                      |                                     | enemies[7].enemy_inst/CPU_RESETN                 |               10 |             34 |         3.40 |
|  instance_name/inst/clk_out1                      |                                     |                                                  |              116 |            219 |         1.89 |
|  VGA_VS_OBUF_BUFG                                 | enemy_en                            | enemies[7].enemy_inst/CPU_RESETN                 |              181 |            488 |         2.70 |
+---------------------------------------------------+-------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


