// Seed: 151048217
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4
);
  supply1 id_6 = 1'b0, id_7;
  wire id_8;
  wire id_9, id_10, id_11;
  assign id_6 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    output uwire id_6,
    input wand id_7,
    input wor id_8,
    input uwire id_9
);
  wire id_11;
  module_0(
      id_2, id_7, id_7, id_1, id_5
  );
endmodule
