<profile>
    <ReportVersion>
        <Version>2024.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>conv_via_tiling</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_90_4>
                <Slack>7.30</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_91_5>
                    <Slack>7.30</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_102_6>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_129_12>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <InstanceList/>
                        </VITIS_LOOP_129_12>
                    </VITIS_LOOP_102_6>
                </VITIS_LOOP_91_5>
            </VITIS_LOOP_90_4>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>merged_conv_top.cpp:90</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_90_4>
                    <Name>VITIS_LOOP_90_4</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:90</SourceLocation>
                    <VITIS_LOOP_91_5>
                        <Name>VITIS_LOOP_91_5</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>merged_conv_top.cpp:91</SourceLocation>
                        <VITIS_LOOP_102_6>
                            <Name>VITIS_LOOP_102_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:102</SourceLocation>
                            <VITIS_LOOP_129_12>
                                <Name>VITIS_LOOP_129_12</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>merged_conv_top.cpp:129</SourceLocation>
                            </VITIS_LOOP_129_12>
                        </VITIS_LOOP_102_6>
                    </VITIS_LOOP_91_5>
                </VITIS_LOOP_90_4>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>158</BRAM_18K>
            <DSP>207</DSP>
            <FF>42412</FF>
            <LUT>41635</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>conv_via_tiling</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWVALID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWREADY</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWADDR</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWLEN</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWSIZE</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWBURST</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWLOCK</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWCACHE</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWPROT</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWQOS</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWREGION</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_AWUSER</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WVALID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WREADY</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WDATA</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WSTRB</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WLAST</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_WUSER</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARVALID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARREADY</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARADDR</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARLEN</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARSIZE</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARBURST</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARLOCK</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARCACHE</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARPROT</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARQOS</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARREGION</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_ARUSER</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RVALID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RREADY</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RDATA</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RLAST</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RUSER</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_RRESP</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_BVALID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_BREADY</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_BRESP</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_BID</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem1_BUSER</name>
            <Object>mem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWVALID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWREADY</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWADDR</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWLEN</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWSIZE</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWBURST</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWLOCK</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWCACHE</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWPROT</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWQOS</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWREGION</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_AWUSER</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WVALID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WREADY</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WDATA</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WSTRB</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WLAST</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_WUSER</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARVALID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARREADY</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARADDR</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARLEN</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARSIZE</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARBURST</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARLOCK</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARCACHE</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARPROT</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARQOS</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARREGION</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_ARUSER</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RVALID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RREADY</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RDATA</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RLAST</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RUSER</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_RRESP</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_BVALID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_BREADY</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_BRESP</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_BID</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem2_BUSER</name>
            <Object>mem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>conv_via_tiling</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3_fu_419</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <BindInstances>icmp_ln77_fu_257_p2 icmp_ln75_fu_262_p2 add_ln75_2_fu_267_p2 add_ln75_fu_279_p2 icmp_ln76_fu_285_p2 select_ln75_fu_290_p3 or_ln75_fu_298_p2 select_ln75_1_fu_304_p3 add_ln75_1_fu_324_p2 first_iter_1315_fu_339_p2 or_ln75_1_fu_345_p2 select_ln75_2_fu_351_p3 add_ln76_fu_358_p2 xor_ln76_fu_364_p2 or_ln76_fu_370_p2 first_iter_1_mid1_fu_376_p2 select_ln76_fu_382_p3 select_ln76_1_fu_390_p3 empty_41_fu_410_p2 add_ln77_fu_435_p2 select_ln77_fu_441_p3 select_ln77_1_fu_449_p3 icmp_ln77_1_fu_461_p2 add_ln76_1_fu_466_p2 icmp_ln76_1_fu_476_p2 add_ln76_2_fu_481_p2 select_ln76_2_fu_487_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>435</ID>
                    <BindInstances>icmp_ln109_fu_114_p2 add_ln109_1_fu_120_p2 add_ln109_fu_138_p2 icmp_ln111_fu_144_p2 select_ln109_fu_150_p3 xor_ln109_fu_158_p2 icmp_ln113_fu_164_p2 and_ln109_fu_170_p2 select_ln109_1_fu_176_p3 add_ln111_fu_184_p2 empty_fu_190_p2 block_out_w_i_mid2_fu_196_p3 select_ln111_fu_204_p3 add_ln113_fu_277_p2 add_ln111_1_fu_283_p2 select_ln111_1_fu_289_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>440</ID>
                    <BindInstances>icmp_ln120_fu_206_p2 icmp_ln119_fu_211_p2 add_ln119_1_fu_216_p2 add_ln119_fu_296_p2 select_ln119_fu_222_p3 select_ln119_1_fu_302_p3 empty_fu_335_p2 sdiv_32ns_32ns_32_36_1_U13 srem_32ns_32ns_32_36_1_U14 mul_ln124_fu_169_p0 mul_32s_32s_32_1_1_U12 add_ln120_fu_244_p2 i_3_fu_250_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>455</ID>
                    <BindInstances>icmp_ln136_fu_272_p2 add_ln136_1_fu_278_p2 add_ln136_fu_296_p2 icmp_ln138_fu_302_p2 select_ln136_fu_308_p3 xor_ln136_fu_316_p2 icmp_ln142_fu_322_p2 icmp_ln140_fu_328_p2 and_ln136_1_fu_334_p2 select_ln136_1_fu_340_p3 add_ln138_fu_352_p2 empty_fu_358_p2 k_i_mid277_fu_364_p3 exitcond_flatten72_not_fu_372_p2 not_exitcond_flatten72_mid2105_fu_378_p2 and_ln136_fu_384_p2 icmp_ln142_mid282_fu_390_p2 select_ln138_fu_396_p3 add_ln140_fu_404_p2 empty_58_fu_410_p2 empty_59_fu_416_p2 k_j_mid2_fu_422_p3 select_ln140_fu_430_p3 empty_60_fu_450_p2 add_ln142_fu_469_p2 add_ln140_1_fu_475_p2 select_ln140_1_fu_481_p3 add_ln138_1_fu_489_p2 select_ln138_1_fu_495_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>468</ID>
                    <BindInstances>icmp_ln164_fu_261_p2 add_ln164_1_fu_267_p2 add_ln164_fu_434_p2 icmp_ln166_fu_279_p2 select_ln164_fu_285_p3 xor_ln164_fu_293_p2 icmp_ln168_fu_299_p2 and_ln164_fu_305_p2 select_ln164_1_fu_440_p3 add_ln166_fu_311_p2 empty_fu_317_p2 block_in_w_k_mid2_fu_323_p3 select_ln166_fu_331_p3 mul_5ns_7ns_11_1_1_U53 add_ln170_fu_462_p2 urem_5ns_3ns_2_9_1_U54 mul_5ns_7ns_11_1_1_U55 add_ln170_1_fu_483_p2 urem_5ns_3ns_2_9_1_U56 add_ln168_fu_391_p2 add_ln166_1_fu_397_p2 select_ln166_1_fu_403_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>481</ID>
                    <BindInstances>icmp_ln150_fu_368_p2 add_ln150_1_fu_373_p2 add_ln150_fu_391_p2 icmp_ln151_fu_397_p2 select_ln150_fu_402_p3 first_iter_10343_fu_410_p2 or_ln150_fu_416_p2 first_iter_9346_fu_422_p2 or_ln150_1_fu_428_p2 xor_ln150_fu_434_p2 icmp_ln153_fu_440_p2 icmp_ln152_fu_446_p2 and_ln150_1_fu_452_p2 select_ln150_1_fu_458_p3 add_ln151_fu_470_p2 or_ln151_fu_476_p2 select_ln151_fu_482_p3 first_iter_10_mid1_fu_490_p2 select_ln151_1_fu_496_p3 or_ln151_1_fu_504_p2 xor_ln151_fu_510_p2 or_ln151_2_fu_516_p2 and_ln150_fu_522_p2 and_ln151_fu_528_p2 select_ln151_2_fu_534_p3 add_ln152_fu_542_p2 empty_53_fu_548_p2 empty_54_fu_554_p2 kc_mid2_fu_560_p3 first_iter_9_mid1_fu_568_p2 first_iter_9_mid2_fu_574_p3 select_ln152_fu_582_p3 first_iter_8_fu_590_p2 empty_55_fu_600_p2 empty_56_fu_629_p2 empty_50_fu_681_p2 add_ln153_fu_687_p2 add_ln152_1_fu_693_p2 select_ln152_1_fu_699_p3 add_ln151_1_fu_707_p2 select_ln151_3_fu_713_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>502</ID>
                    <BindInstances>icmp_ln176_fu_415_p2 icmp_ln174_fu_420_p2 add_ln174_1_fu_425_p2 add_ln174_fu_545_p2 icmp_ln175_fu_434_p2 select_ln174_fu_439_p3 select_ln174_1_fu_447_p3 icmp_ln176_1_fu_455_p2 select_ln174_2_fu_460_p3 select_ln174_3_fu_551_p3 add_ln175_fu_468_p2 select_ln175_fu_474_p3 select_ln175_1_fu_482_p3 empty_fu_574_p2 mul_31ns_33ns_63_1_1_U68 add_ln180_fu_608_p2 urem_31ns_3ns_2_35_1_U71 empty_46_fu_622_p2 mul_33s_32s_62_1_1_U70 rev378_fu_640_p2 notrhs_fu_646_p2 mul_31ns_33ns_63_1_1_U69 add_ln180_1_fu_668_p2 urem_31ns_3ns_2_35_1_U72 add_ln178_fu_674_p2 xor_ln179_fu_691_p2 icmp_ln179_fu_697_p2 and_ln179_2_fu_702_p2 and_ln179_fu_708_p2 and_ln179_1_fu_714_p2 add_ln181_fu_720_p2 add_ln176_fu_502_p2 add_ln175_1_fu_508_p2 select_ln175_2_fu_514_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_kernel_fu_364</InstName>
                    <ModuleName>conv_kernel</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>364</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94</InstName>
                            <ModuleName>conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>94</ID>
                            <BindInstances>icmp_ln28_fu_1338_p2 icmp_ln26_fu_1343_p2 add_ln26_1_fu_1348_p2 add_ln26_fu_1363_p2 icmp_ln27_fu_1369_p2 select_ln26_fu_1374_p3 select_ln26_1_fu_1382_p3 icmp_ln28_1_fu_1390_p2 select_ln26_2_fu_1395_p3 select_ln26_3_fu_1403_p3 add_ln27_fu_1415_p2 select_ln27_fu_1421_p3 select_ln27_1_fu_1429_p3 mul_3ns_32s_35_1_1_U130 mul_64ns_66ns_129_1_1_U115 add_ln34_fu_1665_p2 select_ln28_1_fu_1583_p3 xor_ln28_fu_1591_p2 urem_64s_3ns_2_68_1_U131 sub_ln28_fu_1732_p2 select_ln28_fu_1738_p3 empty_70_fu_1670_p2 mul_64ns_66ns_129_1_1_U116 add_ln34_1_fu_1694_p2 empty_71_fu_1699_p2 mul_64ns_66ns_129_1_1_U117 add_ln34_2_fu_1723_p2 mul_3ns_32s_35_1_1_U132 mul_64ns_66ns_129_1_1_U118 add_ln34_3_fu_1849_p2 add_ln34_4_fu_1867_p2 add_ln34_5_fu_1885_p2 select_ln34_1_fu_1623_p3 xor_ln34_fu_1631_p2 urem_64s_3ns_2_68_1_U133 sub_ln34_fu_1767_p2 select_ln34_fu_1773_p3 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U134 fmul_32ns_32ns_32_3_max_dsp_1_U106 fadd_32ns_32ns_32_4_full_dsp_1_U96 add_ln33_fu_1780_p2 mul_64ns_66ns_129_1_1_U119 add_ln34_6_fu_1903_p2 add_ln34_7_fu_1921_p2 add_ln34_8_fu_1939_p2 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U135 fmul_32ns_32ns_32_3_max_dsp_1_U107 fadd_32ns_32ns_32_4_full_dsp_1_U97 add_ln33_4_fu_1804_p2 mul_64ns_66ns_129_1_1_U120 add_ln34_9_fu_1957_p2 add_ln34_10_fu_1975_p2 add_ln34_11_fu_1993_p2 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U136 fmul_32ns_32ns_32_3_max_dsp_1_U108 fadd_32ns_32ns_32_4_full_dsp_1_U98 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U137 fmul_32ns_32ns_32_3_max_dsp_1_U109 fadd_32ns_32ns_32_4_full_dsp_1_U99 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U138 fmul_32ns_32ns_32_3_max_dsp_1_U110 fadd_32ns_32ns_32_4_full_dsp_1_U100 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U139 fmul_32ns_32ns_32_3_max_dsp_1_U111 fadd_32ns_32ns_32_4_full_dsp_1_U101 sparsemux_7_2_32_1_1_U121 sparsemux_7_2_32_1_1_U122 sparsemux_7_2_32_1_1_U123 sparsemux_7_2_32_1_1_U140 fmul_32ns_32ns_32_3_max_dsp_1_U112 fadd_32ns_32ns_32_4_full_dsp_1_U102 sparsemux_7_2_32_1_1_U124 sparsemux_7_2_32_1_1_U125 sparsemux_7_2_32_1_1_U126 sparsemux_7_2_32_1_1_U141 fmul_32ns_32ns_32_3_max_dsp_1_U113 fadd_32ns_32ns_32_4_full_dsp_1_U103 sparsemux_7_2_32_1_1_U127 sparsemux_7_2_32_1_1_U128 sparsemux_7_2_32_1_1_U129 sparsemux_7_2_32_1_1_U142 fmul_32ns_32ns_32_3_max_dsp_1_U114 fadd_32ns_32ns_32_4_full_dsp_1_U104 fadd_32ns_32ns_32_4_full_dsp_1_U105 add_ln28_fu_1522_p2 add_ln27_1_fu_1528_p2 select_ln27_2_fu_1534_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32ns_32ns_64_1_1_U176 icmp_ln25_fu_172_p2 add_ln25_fu_178_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527</InstName>
                    <ModuleName>conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>527</ID>
                    <BindInstances>empty_fu_424_p2 tmp_fu_444_p2 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 icmp_ln194_fu_290_p2 icmp_ln192_fu_295_p2 add_ln192_1_fu_300_p2 add_ln192_fu_473_p2 icmp_ln193_fu_306_p2 select_ln192_fu_311_p3 select_ln192_1_fu_319_p3 p_mid1245_fu_483_p2 select_ln192_2_fu_500_p3 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 icmp_ln194_1_fu_327_p2 select_ln192_3_fu_332_p3 select_ln192_4_fu_530_p3 add_ln193_fu_340_p2 select_ln193_fu_346_p3 tmp_mid1_fu_540_p2 mul_31ns_32s_62_1_1_U200 grp_fu_224_p2 select_ln192_5_fu_589_p3 select_ln193_1_fu_606_p3 select_ln193_2_fu_354_p3 first_iter_15_fu_362_p2 add_ln194_fu_368_p2 icmp_ln194_2_fu_378_p2 add_ln193_1_fu_383_p2 select_ln193_3_fu_389_p3</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>localOut_U localW_U localW_1_U localW_2_U localW_3_U localW_4_U localW_5_U localW_6_U localW_7_U localW_8_U localIn_U localIn_1_U localIn_2_U localIn_3_U localIn_4_U localIn_5_U localIn_6_U localIn_7_U localIn_8_U add_ln29_fu_613_p2 grp_fu_625_p0 sdiv_32ns_32s_32_36_seq_1_U225 out_h_fu_648_p2 grp_fu_637_p0 sdiv_32ns_32s_32_36_seq_1_U226 out_w_fu_654_p2 cmp366_fu_660_p2 cmp764_fu_666_p2 mul_32ns_32ns_63_1_1_U216 empty_fu_690_p3 empty_62_fu_697_p3 mul_32ns_32ns_64_1_1_U217 mul_32ns_64ns_96_1_1_U220 add_ln33_fu_717_p2 mul_32s_34ns_65_1_1_U223 sub_ln33_4_fu_727_p2 select_ln90_1_fu_761_p3 sub_ln90_3_fu_769_p2 add_ln33_1_fu_775_p2 mul_32s_34ns_65_1_1_U224 sub_ln33_5_fu_785_p2 select_ln90_2_fu_819_p3 sub_ln90_4_fu_827_p2 add_ln33_2_fu_833_p2 sub_ln33_fu_846_p2 sub_ln33_1_fu_865_p2 out_ch_tiles_fu_885_p3 add_ln33_3_fu_893_p2 sub_ln33_2_fu_906_p2 sub_ln33_3_fu_925_p2 in_ch_tiles_fu_945_p3 sub_ln90_fu_956_p2 sub_ln90_1_fu_961_p2 select_ln33_fu_966_p3 select_ln33_1_fu_974_p3 icmp_ln90_fu_989_p2 add_ln90_2_fu_994_p2 sub_ln90_5_fu_1012_p2 add_ln90_fu_1018_p2 icmp_ln90_1_fu_1026_p2 select_ln90_fu_1031_p3 xor_ln90_fu_1038_p2 sub_ln90_2_fu_1044_p2 mul_32s_32s_32_1_1_U221 add_ln90_1_fu_1051_p2 sub_ln90_6_fu_1068_p2 sub_ln94_fu_1074_p2 icmp_ln37_fu_1088_p2 tileH_fu_1094_p3 mul_32s_32s_32_1_1_U222 empty_64_fu_1102_p2 icmp_ln91_fu_1119_p2 add_ln91_2_fu_1124_p2 sub_ln91_1_fu_1142_p2 add_ln91_fu_1159_p2 icmp_ln91_1_fu_1164_p2 select_ln91_fu_1170_p3 xor_ln91_fu_1185_p2 sub_ln91_fu_1178_p2 mul_32s_32s_32_1_1_U221 add_ln91_1_fu_1190_p2 sub_ln95_fu_1196_p2 icmp_ln37_1_fu_1210_p2 tileW_fu_1216_p3 mul_32s_32s_32_1_1_U221 cmp29252_fu_1225_p2 mul_31ns_32s_32_1_1_U215 empty_66_fu_1231_p2 empty_67_fu_1236_p3 mul_32ns_32ns_64_1_1_U217 mul_32ns_32ns_64_1_1_U218 icmp_ln102_fu_1270_p2 add_ln102_fu_1275_p2 add_ln104_fu_1289_p2 icmp_ln104_fu_1299_p2 xor_ln104_fu_1304_p2 sub_ln104_fu_1310_p2 cur_out_ch_fu_1315_p3 mul_32ns_32ns_64_1_1_U217 icmp_ln129_fu_1334_p2 add_ln129_fu_1339_p2 add_ln131_fu_1353_p2 icmp_ln131_fu_1363_p2 xor_ln131_fu_1368_p2 sub_ln131_fu_1374_p2 cur_in_ch_fu_1379_p3 cmp16237_fu_1391_p2 mul_ln150_fu_1406_p2 empty_68_fu_1436_p2 empty_69_fu_1443_p3 add_ln131_1_fu_1459_p2 mul_32ns_36ns_68_1_1_U219 mul_32ns_64ns_96_1_1_U220 mul_32ns_64ns_96_1_1_U220 control_s_axi_U mem1_m_axi_U mem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3>
                            <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:77</SourceLocation>
                        </VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>704</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1304</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln77_fu_257_p2" SOURCE="merged_conv_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_262_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_267_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_279_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_285_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_290_p3" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_fu_298_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_304_p3" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_324_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1315_fu_339_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1315" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_1_fu_345_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_2_fu_351_p3" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_358_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln76_fu_364_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_fu_370_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_mid1_fu_376_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_382_p3" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_1_fu_390_p3" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_410_p2" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_435_p2" SOURCE="merged_conv_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_441_p3" SOURCE="merged_conv_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_449_p3" SOURCE="merged_conv_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln77_1_fu_461_p2" SOURCE="merged_conv_top.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_466_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln76_1_fu_476_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_481_p2" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_487_p3" SOURCE="merged_conv_top.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9</Name>
            <Loops>
                <VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.362</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3138</Best-caseLatency>
                    <Average-caseLatency>3138</Average-caseLatency>
                    <Worst-caseLatency>3138</Worst-caseLatency>
                    <Best-caseRealTimeLatency>31.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>31.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>31.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3137</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9>
                        <Name>VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3136</TripCount>
                        <Latency>3136</Latency>
                        <AbsoluteTimeLatency>31.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:113</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9>
                            <Name>VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:109</SourceLocation>
                        </VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln109_fu_114_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_120_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_138_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_144_p2" SOURCE="merged_conv_top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_fu_150_p3" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln109_fu_158_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln113_fu_164_p2" SOURCE="merged_conv_top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln109_fu_170_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln109_1_fu_176_p3" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln109_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_184_p2" SOURCE="merged_conv_top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_190_p2" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="select" PRAGMA="" RTLNAME="block_out_w_i_mid2_fu_196_p3" SOURCE="merged_conv_top.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="block_out_w_i_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_fu_204_p3" SOURCE="merged_conv_top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_277_p2" SOURCE="merged_conv_top.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_1_fu_283_p2" SOURCE="merged_conv_top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln111_1_fu_289_p3" SOURCE="merged_conv_top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln111_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
            <Loops>
                <VITIS_LOOP_119_10_VITIS_LOOP_120_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                        <Name>VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:120</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                            <Name>VITIS_LOOP_119_10_VITIS_LOOP_120_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:120</SourceLocation>
                        </VITIS_LOOP_119_10_VITIS_LOOP_120_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5142</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4325</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln120_fu_206_p2" SOURCE="merged_conv_top.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_211_p2" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_216_p2" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_296_p2" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_fu_222_p3" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_1_fu_302_p3" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_335_p2" SOURCE="merged_conv_top.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_32ns_32ns_32_36_1_U13" SOURCE="merged_conv_top.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="r_local" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op srem" DSP="0" ID="" IMPL="auto" LATENCY="35" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_32ns_32ns_32_36_1_U14" SOURCE="merged_conv_top.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="c_local" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln124_fu_169_p0" SOURCE="merged_conv_top.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="merged_conv_top.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_244_p2" SOURCE="merged_conv_top.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_119_10_VITIS_LOOP_120_11" OPTYPE="select" PRAGMA="" RTLNAME="i_3_fu_250_p3" SOURCE="merged_conv_top.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V</Name>
            <Loops>
                <VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.337</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>36866</Best-caseLatency>
                    <Average-caseLatency>36866</Average-caseLatency>
                    <Worst-caseLatency>36866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.369 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.369 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.369 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>36865</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16>
                        <Name>VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>36864</TripCount>
                        <Latency>36864</Latency>
                        <AbsoluteTimeLatency>0.369 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:142</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16>
                            <Name>VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:140</SourceLocation>
                        </VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>322</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln136_fu_272_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_278_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_296_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_302_p2" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_fu_308_p3" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln136_fu_316_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln142_fu_322_p2" SOURCE="merged_conv_top.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_328_p2" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln136_1_fu_334_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln136_1_fu_340_p3" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln136_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_352_p2" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_358_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="k_i_mid277_fu_364_p3" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="k_i_mid277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten72_not_fu_372_p2" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten72_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten72_mid2105_fu_378_p2" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten72_mid2105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln136_fu_384_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln142_mid282_fu_390_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln142_mid282" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_fu_396_p3" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_404_p2" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_58_fu_410_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_59_fu_416_p2" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="k_j_mid2_fu_422_p3" SOURCE="merged_conv_top.cpp:136" STORAGESUBTYPE="" URAM="0" VARIABLE="k_j_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln140_fu_430_p3" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_450_p2" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_fu_469_p2" SOURCE="merged_conv_top.cpp:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_475_p2" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln140_1_fu_481_p3" SOURCE="merged_conv_top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln140_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_489_p2" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_VITIS_LOOP_142_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_1_fu_495_p3" SOURCE="merged_conv_top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V</Name>
            <Loops>
                <VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20>
                        <Name>VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20>
                            <Name>VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:152</SourceLocation>
                        </VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>608</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1084</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln150_fu_368_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_373_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_391_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_397_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_fu_402_p3" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_10343_fu_410_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_10343" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_fu_416_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_9346_fu_422_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9346" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_1_fu_428_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln150_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln150_fu_434_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln153_fu_440_p2" SOURCE="merged_conv_top.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln152_fu_446_p2" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_1_fu_452_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln150_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_1_fu_458_p3" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln150_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_470_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_fu_476_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_fu_482_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_10_mid1_fu_490_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_10_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_1_fu_496_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_1_fu_504_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln151_fu_510_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="or_ln151_2_fu_516_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln151_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_fu_522_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="and" PRAGMA="" RTLNAME="and_ln151_fu_528_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_2_fu_534_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_542_p2" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="empty_53_fu_548_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="or" PRAGMA="" RTLNAME="empty_54_fu_554_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="kc_mid2_fu_560_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="kc_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_9_mid1_fu_568_p2" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_9_mid2_fu_574_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_9_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_fu_582_p3" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_8_fu_590_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_600_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_629_p2" SOURCE="merged_conv_top.cpp:150" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_681_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_687_p2" SOURCE="merged_conv_top.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_1_fu_693_p2" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln152_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln152_1_fu_699_p3" SOURCE="merged_conv_top.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_707_p2" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_VITIS_LOOP_153_20" OPTYPE="select" PRAGMA="" RTLNAME="select_ln151_3_fu_713_p3" SOURCE="merged_conv_top.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln151_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23</Name>
            <Loops>
                <VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.955</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33865</Best-caseLatency>
                    <Average-caseLatency>33865</Average-caseLatency>
                    <Worst-caseLatency>33865</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.339 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.339 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.339 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33857</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23>
                        <Name>VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23</Name>
                        <Slack>7.30</Slack>
                        <TripCount>33856</TripCount>
                        <Latency>33863</Latency>
                        <AbsoluteTimeLatency>0.339 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:168</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23>
                            <Name>VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:166</SourceLocation>
                        </VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>458</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>531</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln164_fu_261_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_267_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_434_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_279_p2" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="select" PRAGMA="" RTLNAME="select_ln164_fu_285_p3" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln164_fu_293_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_299_p2" SOURCE="merged_conv_top.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="and" PRAGMA="" RTLNAME="and_ln164_fu_305_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="select" PRAGMA="" RTLNAME="select_ln164_1_fu_440_p3" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln164_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_311_p2" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_317_p2" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="select" PRAGMA="" RTLNAME="block_in_w_k_mid2_fu_323_p3" SOURCE="merged_conv_top.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="block_in_w_k_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_fu_331_p3" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U53" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_fu_462_p2" SOURCE="merged_conv_top.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U54" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U55" SOURCE="merged_conv_top.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln170_1_fu_483_p2" SOURCE="merged_conv_top.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln170_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U56" SOURCE="merged_conv_top.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln168_fu_391_p2" SOURCE="merged_conv_top.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_1_fu_397_p2" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln166_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23" OPTYPE="select" PRAGMA="" RTLNAME="select_ln166_1_fu_403_p3" SOURCE="merged_conv_top.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln166_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26</Name>
            <Loops>
                <VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26>
                        <Name>VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26>
                            <Name>VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:176</SourceLocation>
                        </VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5273</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4774</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln176_fu_415_p2" SOURCE="merged_conv_top.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_420_p2" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_425_p2" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_545_p2" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln175_fu_434_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_fu_439_p3" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_1_fu_447_p3" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln176_1_fu_455_p2" SOURCE="merged_conv_top.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_2_fu_460_p3" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_3_fu_551_p3" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_fu_468_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln175_fu_474_p3" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln175_1_fu_482_p3" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln175_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_574_p2" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U68" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln175" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_608_p2" SOURCE="merged_conv_top.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="34" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U71" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_622_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33s_32s_62_1_1_U70" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="xor" PRAGMA="" RTLNAME="rev378_fu_640_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="rev378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="setlt" PRAGMA="" RTLNAME="notrhs_fu_646_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="notrhs" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_33ns_63_1_1_U69" SOURCE="merged_conv_top.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_1_fu_668_p2" SOURCE="merged_conv_top.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="34" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="urem" PRAGMA="" RTLNAME="urem_31ns_3ns_2_35_1_U72" SOURCE="merged_conv_top.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_674_p2" SOURCE="merged_conv_top.cpp:178" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln179_fu_691_p2" SOURCE="merged_conv_top.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln179_fu_697_p2" SOURCE="merged_conv_top.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_2_fu_702_p2" SOURCE="merged_conv_top.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_fu_708_p2" SOURCE="merged_conv_top.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="and" PRAGMA="" RTLNAME="and_ln179_1_fu_714_p2" SOURCE="merged_conv_top.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln179_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_720_p2" SOURCE="merged_conv_top.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_502_p2" SOURCE="merged_conv_top.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_1_fu_508_p2" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln175_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26" OPTYPE="select" PRAGMA="" RTLNAME="select_ln175_2_fu_514_p3" SOURCE="merged_conv_top.cpp:175" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln175_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4</Name>
            <Loops>
                <VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3251</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 3137</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4>
                        <Name>VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3136</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3249</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 32.490 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>115</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:28</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4>
                            <Name>VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:28</SourceLocation>
                        </VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>143</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>24113</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>19485</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln28_fu_1338_p2" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_1343_p2" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_1348_p2" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_1363_p2" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln27_fu_1369_p2" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_1374_p3" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_1_fu_1382_p3" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln28_1_fu_1390_p2" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_2_fu_1395_p3" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_3_fu_1403_p3" SOURCE="merged_conv_top.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_1415_p2" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_1421_p3" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_1429_p3" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_35_1_1_U130" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U115" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1665_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_1583_p3" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln28_fu_1591_p2" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="67" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_64s_3ns_2_68_1_U131" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln28_fu_1732_p2" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_1738_p3" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_1670_p2" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U116" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_1694_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_1699_p2" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U117" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_1723_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_32s_35_1_1_U132" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U118" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_3_fu_1849_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_4_fu_1867_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_5_fu_1885_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_1_fu_1623_p3" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln34_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln34_fu_1631_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="67" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="urem" PRAGMA="" RTLNAME="urem_64s_3ns_2_68_1_U133" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_1767_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_1773_p3" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U121" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U122" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U123" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U134" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U106" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U96" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1780_p2" SOURCE="merged_conv_top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U119" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_6_fu_1903_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_7_fu_1921_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_8_fu_1939_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U124" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U125" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U126" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U135" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U107" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U97" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_4_fu_1804_p2" SOURCE="merged_conv_top.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_66ns_129_1_1_U120" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_9_fu_1957_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_10_fu_1975_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_11_fu_1993_p2" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U127" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U128" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U129" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U136" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U108" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U98" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U121" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U122" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U123" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U137" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U109" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U99" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U124" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U125" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U126" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U138" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U110" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U100" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U127" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U128" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U129" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U139" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U111" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U101" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U121" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U122" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U123" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U140" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U112" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U102" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U124" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U125" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U126" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U141" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U113" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U103" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U127" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U128" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U129" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_32_1_1_U142" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U114" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul35_2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U104" SOURCE="merged_conv_top.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_val_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U105" SOURCE="merged_conv_top.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_1522_p2" SOURCE="merged_conv_top.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_1528_p2" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_2_fu_1534_p3" SOURCE="merged_conv_top.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln27_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_kernel</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>257</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>208193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.570 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.082 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257 ~ 208193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>256 ~ 208192</Latency>
                        <AbsoluteTimeLatency>2.560 us ~ 2.082 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3253</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3253</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv_kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4_fu_94</Instance>
                        </InstanceList>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_25_1>
                            <Name>VITIS_LOOP_25_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:25</SourceLocation>
                        </VITIS_LOOP_25_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>147</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>24264</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>19563</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U176" SOURCE="merged_conv_top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_172_p2" SOURCE="merged_conv_top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_178_p2" SOURCE="merged_conv_top.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29</Name>
            <Loops>
                <VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29>
                        <Name>VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:194</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29>
                            <Name>VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:194</SourceLocation>
                        </VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>580</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1663</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_424_p2" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_444_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_62_1_1_U200" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_224_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln194_fu_290_p2" SOURCE="merged_conv_top.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_295_p2" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_300_p2" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_473_p2" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln193_fu_306_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_fu_311_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_1_fu_319_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1245_fu_483_p2" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_2_fu_500_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_62_1_1_U200" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_mid1259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_224_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln194_1_fu_327_p2" SOURCE="merged_conv_top.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_3_fu_332_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_4_fu_530_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_340_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_346_p3" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="tmp_mid1_fu_540_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_62_1_1_U200" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_224_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_5_fu_589_p3" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_606_p3" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_2_fu_354_p3" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_15_fu_362_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_368_p2" SOURCE="merged_conv_top.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln194" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln194_2_fu_378_p2" SOURCE="merged_conv_top.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_1_fu_383_p2" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_3_fu_389_p3" SOURCE="merged_conv_top.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_via_tiling</Name>
            <Loops>
                <VITIS_LOOP_90_4>
                    <VITIS_LOOP_91_5>
                        <VITIS_LOOP_102_6>
                            <VITIS_LOOP_129_12/>
                        </VITIS_LOOP_102_6>
                    </VITIS_LOOP_91_5>
                </VITIS_LOOP_90_4>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_4>
                        <Name>VITIS_LOOP_90_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_91_5>
                            <Name>VITIS_LOOP_91_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_102_6>
                                <Name>VITIS_LOOP_102_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_109_7_VITIS_LOOP_111_8_VITIS_LOOP_113_9_fu_435</Instance>
                                    <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_440</Instance>
                                    <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_192_27_VITIS_LOOP_193_28_VITIS_LOOP_194_29_fu_527</Instance>
                                </InstanceList>
                                <VITIS_LOOP_129_12>
                                    <Name>VITIS_LOOP_129_12</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>undef</TripCount>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>undef</IterationLatency>
                                    <PipelineDepth>undef</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv_kernel_fu_364</Instance>
                                        <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_136_13_VITIS_LOOP_138_14_VITIS_LOOP_140_15_V_fu_455</Instance>
                                        <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_164_21_VITIS_LOOP_166_22_VITIS_LOOP_168_23_fu_468</Instance>
                                        <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_150_17_VITIS_LOOP_151_18_VITIS_LOOP_152_19_V_fu_481</Instance>
                                        <Instance>grp_conv_via_tiling_Pipeline_VITIS_LOOP_174_24_VITIS_LOOP_175_25_VITIS_LOOP_176_26_fu_502</Instance>
                                    </InstanceList>
                                </VITIS_LOOP_129_12>
                            </VITIS_LOOP_102_6>
                        </VITIS_LOOP_91_5>
                    </VITIS_LOOP_90_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>merged_conv_top.cpp:90</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_90_4>
                            <Name>VITIS_LOOP_90_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>merged_conv_top.cpp:90</SourceLocation>
                            <VITIS_LOOP_91_5>
                                <Name>VITIS_LOOP_91_5</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>merged_conv_top.cpp:91</SourceLocation>
                                <VITIS_LOOP_102_6>
                                    <Name>VITIS_LOOP_102_6</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>merged_conv_top.cpp:102</SourceLocation>
                                    <VITIS_LOOP_129_12>
                                        <Name>VITIS_LOOP_129_12</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>merged_conv_top.cpp:129</SourceLocation>
                                    </VITIS_LOOP_129_12>
                                </VITIS_LOOP_102_6>
                            </VITIS_LOOP_91_5>
                        </VITIS_LOOP_90_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>158</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>207</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>42412</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>41635</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localOut_U" SOURCE="merged_conv_top.cpp:108" STORAGESIZE="32 3136 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="localOut" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_1_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_2_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_3_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_4_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_5_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_6_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_7_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localW_8_U" SOURCE="merged_conv_top.cpp:134" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localW_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_1_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_2_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_3_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_4_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_5_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_6_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_7_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="localIn_8_U" SOURCE="merged_conv_top.cpp:162" STORAGESIZE="32 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="localIn_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_613_p2" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_625_p0" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="35" LOOP="" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_32ns_32s_32_36_seq_1_U225" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_h_fu_648_p2" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="out_h" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_637_p0" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln29_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto_seq" LATENCY="35" LOOP="" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_32ns_32s_32_36_seq_1_U226" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln29_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_w_fu_654_p2" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="out_w" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp366_fu_660_p2" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp366" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp764_fu_666_p2" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp764" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_63_1_1_U216" SOURCE="merged_conv_top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_690_p3" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_62_fu_697_p3" SOURCE="./common.h:29" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U217" SOURCE="merged_conv_top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_64ns_96_1_1_U220" SOURCE="merged_conv_top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_717_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U223" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_4_fu_727_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_1_fu_761_p3" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_3_fu_769_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_775_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_1_1_U224" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_5_fu_785_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_2_fu_819_p3" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_4_fu_827_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_833_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_846_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_1_fu_865_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_ch_tiles_fu_885_p3" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="out_ch_tiles" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_3_fu_893_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_2_fu_906_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_3_fu_925_p2" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln33_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="in_ch_tiles_fu_945_p3" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="in_ch_tiles" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_956_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_1_fu_961_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_fu_966_p3" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln33_1_fu_974_p3" SOURCE="./common.h:33" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln33_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln90_fu_989_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_994_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_5_fu_1012_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_1018_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln90_1_fu_1026_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln90_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln90_fu_1031_p3" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln90_fu_1038_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_2_fu_1044_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U221" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1051_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_6_fu_1068_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln94_fu_1074_p2" SOURCE="merged_conv_top.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln37_fu_1088_p2" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="select" PRAGMA="" RTLNAME="tileH_fu_1094_p3" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="tileH" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U222" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="sub" PRAGMA="" RTLNAME="empty_64_fu_1102_p2" SOURCE="merged_conv_top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln91_fu_1119_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_1124_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln91_1_fu_1142_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_1159_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln91_1_fu_1164_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_1170_p3" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln91_fu_1185_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln91_fu_1178_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U221" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_1190_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln95_fu_1196_p2" SOURCE="merged_conv_top.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln37_1_fu_1210_p2" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="select" PRAGMA="" RTLNAME="tileW_fu_1216_p3" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="tileW" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U221" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="mul83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp29252_fu_1225_p2" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp29252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_32_1_1_U215" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="sub" PRAGMA="" RTLNAME="empty_66_fu_1231_p2" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="select" PRAGMA="" RTLNAME="empty_67_fu_1236_p3" SOURCE="./common.h:37" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U217" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_91_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U218" SOURCE="merged_conv_top.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln91_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln102_fu_1270_p2" SOURCE="merged_conv_top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_1275_p2" SOURCE="merged_conv_top.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_1289_p2" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln104_fu_1299_p2" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_1304_p2" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln104_fu_1310_p2" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="select" PRAGMA="" RTLNAME="cur_out_ch_fu_1315_p3" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="cur_out_ch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U217" SOURCE="merged_conv_top.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_fu_1334_p2" SOURCE="merged_conv_top.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_1339_p2" SOURCE="merged_conv_top.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_1353_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln131_fu_1363_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln131_fu_1368_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln131_fu_1374_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="select" PRAGMA="" RTLNAME="cur_in_ch_fu_1379_p3" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="cur_in_ch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp16237_fu_1391_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp16237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln150_fu_1406_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_1436_p2" SOURCE="merged_conv_top.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="select" PRAGMA="" RTLNAME="empty_69_fu_1443_p3" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_1459_p2" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln131_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_36ns_68_1_1_U219" SOURCE="merged_conv_top.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_129_12" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_64ns_96_1_1_U220" SOURCE="merged_conv_top.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_64ns_96_1_1_U220" SOURCE="merged_conv_top.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="mem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="mem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="mem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="mem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_ch" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="in_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_ch" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="out_ch" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="H" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="H" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="W" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weight_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weight_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="7" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem2" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stride" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pad" index="9" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="pad" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="in_ch" access="W" description="Data signal of in_ch" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_ch" access="W" description="Bit 31 to 0 of in_ch"/>
                    </fields>
                </register>
                <register offset="0x18" name="out_ch" access="W" description="Data signal of out_ch" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_ch" access="W" description="Bit 31 to 0 of out_ch"/>
                    </fields>
                </register>
                <register offset="0x20" name="H" access="W" description="Data signal of H" range="32">
                    <fields>
                        <field offset="0" width="32" name="H" access="W" description="Bit 31 to 0 of H"/>
                    </fields>
                </register>
                <register offset="0x28" name="W" access="W" description="Data signal of W" range="32">
                    <fields>
                        <field offset="0" width="32" name="W" access="W" description="Bit 31 to 0 of W"/>
                    </fields>
                </register>
                <register offset="0x30" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x3c" name="weight_1" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 31 to 0 of weight"/>
                    </fields>
                </register>
                <register offset="0x40" name="weight_2" access="W" description="Data signal of weight" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight" access="W" description="Bit 63 to 32 of weight"/>
                    </fields>
                </register>
                <register offset="0x48" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x4c" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
                <register offset="0x54" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x58" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
                <register offset="0x60" name="stride" access="W" description="Data signal of stride" range="32">
                    <fields>
                        <field offset="0" width="32" name="stride" access="W" description="Bit 31 to 0 of stride"/>
                    </fields>
                </register>
                <register offset="0x68" name="pad" access="W" description="Data signal of pad" range="32">
                    <fields>
                        <field offset="0" width="32" name="pad" access="W" description="Bit 31 to 0 of pad"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="out_ch"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="H"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="W"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="weight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="stride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="pad"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem1:m_axi_mem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem1_" paramPrefix="C_M_AXI_MEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem1_ARADDR</port>
                <port>m_axi_mem1_ARBURST</port>
                <port>m_axi_mem1_ARCACHE</port>
                <port>m_axi_mem1_ARID</port>
                <port>m_axi_mem1_ARLEN</port>
                <port>m_axi_mem1_ARLOCK</port>
                <port>m_axi_mem1_ARPROT</port>
                <port>m_axi_mem1_ARQOS</port>
                <port>m_axi_mem1_ARREADY</port>
                <port>m_axi_mem1_ARREGION</port>
                <port>m_axi_mem1_ARSIZE</port>
                <port>m_axi_mem1_ARUSER</port>
                <port>m_axi_mem1_ARVALID</port>
                <port>m_axi_mem1_AWADDR</port>
                <port>m_axi_mem1_AWBURST</port>
                <port>m_axi_mem1_AWCACHE</port>
                <port>m_axi_mem1_AWID</port>
                <port>m_axi_mem1_AWLEN</port>
                <port>m_axi_mem1_AWLOCK</port>
                <port>m_axi_mem1_AWPROT</port>
                <port>m_axi_mem1_AWQOS</port>
                <port>m_axi_mem1_AWREADY</port>
                <port>m_axi_mem1_AWREGION</port>
                <port>m_axi_mem1_AWSIZE</port>
                <port>m_axi_mem1_AWUSER</port>
                <port>m_axi_mem1_AWVALID</port>
                <port>m_axi_mem1_BID</port>
                <port>m_axi_mem1_BREADY</port>
                <port>m_axi_mem1_BRESP</port>
                <port>m_axi_mem1_BUSER</port>
                <port>m_axi_mem1_BVALID</port>
                <port>m_axi_mem1_RDATA</port>
                <port>m_axi_mem1_RID</port>
                <port>m_axi_mem1_RLAST</port>
                <port>m_axi_mem1_RREADY</port>
                <port>m_axi_mem1_RRESP</port>
                <port>m_axi_mem1_RUSER</port>
                <port>m_axi_mem1_RVALID</port>
                <port>m_axi_mem1_WDATA</port>
                <port>m_axi_mem1_WID</port>
                <port>m_axi_mem1_WLAST</port>
                <port>m_axi_mem1_WREADY</port>
                <port>m_axi_mem1_WSTRB</port>
                <port>m_axi_mem1_WUSER</port>
                <port>m_axi_mem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weight"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="weight"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_mem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem2_" paramPrefix="C_M_AXI_MEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem2_ARADDR</port>
                <port>m_axi_mem2_ARBURST</port>
                <port>m_axi_mem2_ARCACHE</port>
                <port>m_axi_mem2_ARID</port>
                <port>m_axi_mem2_ARLEN</port>
                <port>m_axi_mem2_ARLOCK</port>
                <port>m_axi_mem2_ARPROT</port>
                <port>m_axi_mem2_ARQOS</port>
                <port>m_axi_mem2_ARREADY</port>
                <port>m_axi_mem2_ARREGION</port>
                <port>m_axi_mem2_ARSIZE</port>
                <port>m_axi_mem2_ARUSER</port>
                <port>m_axi_mem2_ARVALID</port>
                <port>m_axi_mem2_AWADDR</port>
                <port>m_axi_mem2_AWBURST</port>
                <port>m_axi_mem2_AWCACHE</port>
                <port>m_axi_mem2_AWID</port>
                <port>m_axi_mem2_AWLEN</port>
                <port>m_axi_mem2_AWLOCK</port>
                <port>m_axi_mem2_AWPROT</port>
                <port>m_axi_mem2_AWQOS</port>
                <port>m_axi_mem2_AWREADY</port>
                <port>m_axi_mem2_AWREGION</port>
                <port>m_axi_mem2_AWSIZE</port>
                <port>m_axi_mem2_AWUSER</port>
                <port>m_axi_mem2_AWVALID</port>
                <port>m_axi_mem2_BID</port>
                <port>m_axi_mem2_BREADY</port>
                <port>m_axi_mem2_BRESP</port>
                <port>m_axi_mem2_BUSER</port>
                <port>m_axi_mem2_BVALID</port>
                <port>m_axi_mem2_RDATA</port>
                <port>m_axi_mem2_RID</port>
                <port>m_axi_mem2_RLAST</port>
                <port>m_axi_mem2_RREADY</port>
                <port>m_axi_mem2_RRESP</port>
                <port>m_axi_mem2_RUSER</port>
                <port>m_axi_mem2_RVALID</port>
                <port>m_axi_mem2_WDATA</port>
                <port>m_axi_mem2_WID</port>
                <port>m_axi_mem2_WLAST</port>
                <port>m_axi_mem2_WREADY</port>
                <port>m_axi_mem2_WSTRB</port>
                <port>m_axi_mem2_WUSER</port>
                <port>m_axi_mem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_mem2">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">in_ch, 0x10, 32, W, Data signal of in_ch</column>
                    <column name="s_axi_control">out_ch, 0x18, 32, W, Data signal of out_ch</column>
                    <column name="s_axi_control">H, 0x20, 32, W, Data signal of H</column>
                    <column name="s_axi_control">W, 0x28, 32, W, Data signal of W</column>
                    <column name="s_axi_control">input_r_1, 0x30, 32, W, Data signal of input_r</column>
                    <column name="s_axi_control">input_r_2, 0x34, 32, W, Data signal of input_r</column>
                    <column name="s_axi_control">weight_1, 0x3c, 32, W, Data signal of weight</column>
                    <column name="s_axi_control">weight_2, 0x40, 32, W, Data signal of weight</column>
                    <column name="s_axi_control">bias_1, 0x48, 32, W, Data signal of bias</column>
                    <column name="s_axi_control">bias_2, 0x4c, 32, W, Data signal of bias</column>
                    <column name="s_axi_control">output_r_1, 0x54, 32, W, Data signal of output_r</column>
                    <column name="s_axi_control">output_r_2, 0x58, 32, W, Data signal of output_r</column>
                    <column name="s_axi_control">stride, 0x60, 32, W, Data signal of stride</column>
                    <column name="s_axi_control">pad, 0x68, 32, W, Data signal of pad</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_ch">in, int</column>
                    <column name="out_ch">in, int</column>
                    <column name="H">in, int</column>
                    <column name="W">in, int</column>
                    <column name="input">in, float*</column>
                    <column name="weight">in, float*</column>
                    <column name="bias">in, float*</column>
                    <column name="output">inout, float*</column>
                    <column name="stride">in, int</column>
                    <column name="pad">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in_ch">s_axi_control, register, , name=in_ch offset=0x10 range=32</column>
                    <column name="out_ch">s_axi_control, register, , name=out_ch offset=0x18 range=32</column>
                    <column name="H">s_axi_control, register, , name=H offset=0x20 range=32</column>
                    <column name="W">s_axi_control, register, , name=W offset=0x28 range=32</column>
                    <column name="input">m_axi_mem1, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x30 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x34 range=32</column>
                    <column name="weight">m_axi_mem1, interface, , channel=0</column>
                    <column name="weight">s_axi_control, register, offset, name=weight_1 offset=0x3c range=32</column>
                    <column name="weight">s_axi_control, register, offset, name=weight_2 offset=0x40 range=32</column>
                    <column name="bias">m_axi_mem1, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x48 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x4c range=32</column>
                    <column name="output">m_axi_mem2, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x54 range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x58 range=32</column>
                    <column name="stride">s_axi_control, register, , name=stride offset=0x60 range=32</column>
                    <column name="pad">s_axi_control, register, , name=pad offset=0x68 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem1">read, variable, 32, , </column>
                    <column name="m_axi_mem2">write, variable, 32, , </column>
                    <column name="m_axi_mem2">write, variable, 32, VITIS_LOOP_194_29, merged_conv_top.cpp:194:44</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem1">weight, merged_conv_top.cpp:155:41, read, Widen Fail, , VITIS_LOOP_153_20, merged_conv_top.cpp:153:52, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem1">weight, merged_conv_top.cpp:155:41, read, Fail, , VITIS_LOOP_150_17, merged_conv_top.cpp:150:40, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem1">weight, merged_conv_top.cpp:155:41, read, Inferred, variable, VITIS_LOOP_151_18, merged_conv_top.cpp:151:44, , </column>
                    <column name="m_axi_mem1">input, merged_conv_top.cpp:181:41, read, Fail, , VITIS_LOOP_176_26, merged_conv_top.cpp:176:48, 214-232, Access load is in the conditional branch</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:78:45, write, Widen Fail, , VITIS_LOOP_77_3, merged_conv_top.cpp:77:30, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:78:45, write, Fail, , VITIS_LOOP_75_1, merged_conv_top.cpp:75:22, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:78:45, write, Inferred, variable, VITIS_LOOP_76_2, merged_conv_top.cpp:76:26, , </column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:124:29, read, Fail, , VITIS_LOOP_120_11, merged_conv_top.cpp:120:40, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:195:94, write, Widen Fail, , VITIS_LOOP_194_29, merged_conv_top.cpp:194:44, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:195:94, write, Fail, , VITIS_LOOP_193_28, merged_conv_top.cpp:193:40, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem2">output, merged_conv_top.cpp:195:94, write, Inferred, variable, VITIS_LOOP_194_29, merged_conv_top.cpp:194:44, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="merged_conv_top.cpp:23" status="valid" parentFunction="conv_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="merged_conv_top.cpp:60" status="valid" parentFunction="conv_via_tiling" variable="in_ch" isDirective="0" options="s_axilite port=in_ch"/>
        <Pragma type="interface" location="merged_conv_top.cpp:61" status="valid" parentFunction="conv_via_tiling" variable="out_ch" isDirective="0" options="s_axilite port=out_ch"/>
        <Pragma type="interface" location="merged_conv_top.cpp:62" status="valid" parentFunction="conv_via_tiling" variable="H" isDirective="0" options="s_axilite port=H"/>
        <Pragma type="interface" location="merged_conv_top.cpp:63" status="valid" parentFunction="conv_via_tiling" variable="W" isDirective="0" options="s_axilite port=W"/>
        <Pragma type="interface" location="merged_conv_top.cpp:64" status="valid" parentFunction="conv_via_tiling" variable="input" isDirective="0" options="m_axi port=input offset=slave bundle=mem1"/>
        <Pragma type="interface" location="merged_conv_top.cpp:65" status="valid" parentFunction="conv_via_tiling" variable="weight" isDirective="0" options="m_axi port=weight offset=slave bundle=mem1"/>
        <Pragma type="interface" location="merged_conv_top.cpp:66" status="valid" parentFunction="conv_via_tiling" variable="bias" isDirective="0" options="m_axi port=bias offset=slave bundle=mem1"/>
        <Pragma type="interface" location="merged_conv_top.cpp:67" status="valid" parentFunction="conv_via_tiling" variable="output" isDirective="0" options="m_axi port=output offset=slave bundle=mem2"/>
        <Pragma type="interface" location="merged_conv_top.cpp:68" status="valid" parentFunction="conv_via_tiling" variable="stride" isDirective="0" options="s_axilite port=stride"/>
        <Pragma type="interface" location="merged_conv_top.cpp:69" status="valid" parentFunction="conv_via_tiling" variable="pad" isDirective="0" options="s_axilite port=pad"/>
        <Pragma type="allocation" location="merged_conv_top.cpp:70" status="valid" parentFunction="conv_via_tiling" variable="" isDirective="0" options="function instances=conv_kernel limit=1"/>
    </PragmaReport>
    <AutoPragmaReport/>
</profile>

