#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 14 22:42:06 2020
# Process ID: 1804
# Current directory: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7660 D:\CDE49\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/nscscc2019/develop/func_test_v0.03/soc_axi_func/run_vivado/mycpu_prj1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_crossbar_1x2_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_pll_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'axi_ram_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files', nor could it be found using path 'E:/nscscc2019/develop/func_test_v0.03/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Work/Vivado/2018.3/data/ip'.
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
open_project: Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 1069.887 ; gain = 459.262
update_compile_order -fileset sources_1
add_files -scan_for_includes {D:/CDE49/cpu/bus/AXIAdapter.v D:/CDE49/cpu/core/storage/RegFile.v D:/CDE49/cpu/core/stage/if/IFID.v D:/CDE49/cpu/include/sim.v D:/CDE49/cpu/core/Core.v D:/CDE49/cpu/core/stage/ex/EX.v D:/CDE49/cpu/mmu/StaticMMU.v D:/CDE49/cpu/core/stage/mem/MEM.v D:/CDE49/cpu/core/stage/id/RegGen.v D:/CDE49/cpu/core/storage/RegReadProxy.v D:/CDE49/cpu/core/pipeline/PipelineController.v D:/CDE49/cpu/core/stage/wb/WB.v D:/CDE49/cpu/mycpu_top.v D:/CDE49/cpu/core/stage/if/PC.v D:/CDE49/cpu/core/stage/id/FunctGen.v D:/CDE49/cpu/core/stage/id/ID.v D:/CDE49/cpu/core/stage/id/MemGen.v D:/CDE49/cpu/core/stage/mem/MEMWB.v D:/CDE49/cpu/core/stage/id/IDEX.v D:/CDE49/cpu/include/funct.v D:/CDE49/cpu/include/pcdef.v D:/CDE49/cpu/include/iobuf.v D:/CDE49/cpu/include/bus.v D:/CDE49/cpu/include/segpos.v D:/CDE49/cpu/core/stage/id/BranchGen.v D:/CDE49/cpu/sim/ROM.v D:/CDE49/cpu/include/opcode.v D:/CDE49/cpu/ip/InternalCrossbar/InternalCrossbar.xci D:/CDE49/cpu/core/pipeline/PipelineDeliver.v D:/CDE49/cpu/core/stage/id/OperandGen.v D:/CDE49/cpu/sim/RAM.v D:/CDE49/cpu/core/stage/ex/EXMEM.v D:/CDE49/cpu/include/debug.v D:/CDE49/cpu/TinyMIPS.v}
export_ip_user_files -of_objects  [get_files  D:/CDE49/cpu/ip/InternalCrossbar/InternalCrossbar.xci] -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property include_dirs D:/CDE49/cpu/include [current_fileset]
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  {D:/CDE49/cpu/include/pcdef.v D:/CDE49/cpu/include/funct.v D:/CDE49/cpu/include/sim.v D:/CDE49/cpu/include/bus.v D:/CDE49/cpu/include/debug.v D:/CDE49/cpu/include/segpos.v D:/CDE49/cpu/include/opcode.v}]
update_compile_order -fileset sources_1
generate_target all [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'axi_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_ram'...
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1102.238 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_crossbar_1x2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_crossbar_1x2'...
export_ip_user_files -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_clock_converter'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_clock_converter'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_clock_converter'...
export_ip_user_files -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -directory D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_clock_converter
set_property top axi_clock_converter [get_fileset axi_clock_converter]
move_files -fileset [get_fileset axi_clock_converter] [get_files -of_objects [get_fileset sources_1] D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
launch_run {clk_pll_synth_1 axi_ram_synth_1 axi_crossbar_1x2_synth_1 axi_clock_converter_synth_1}
[Fri Feb 14 22:50:21 2020] Launched clk_pll_synth_1, axi_ram_synth_1, axi_crossbar_1x2_synth_1, axi_clock_converter_synth_1...
Run output will be captured here:
clk_pll_synth_1: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/runme.log
axi_ram_synth_1: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_ram_synth_1/runme.log
axi_crossbar_1x2_synth_1: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_crossbar_1x2_synth_1/runme.log
axi_clock_converter_synth_1: D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/axi_clock_converter_synth_1/runme.log
wait_on_run clk_pll_synth_1

[Fri Feb 14 22:50:22 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:50:27 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:50:32 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:50:37 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:50:47 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:50:57 2020] Waiting for clk_pll_synth_1 to finish...
[Fri Feb 14 22:51:07 2020] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.293 ; gain = 101.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
Parsing XDC File [D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 746.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 798.254 ; gain = 504.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 798.328 ; gain = 504.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |     5|
|2     |  inst   |clk_pll_clk_wiz |     5|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 807.855 ; gain = 220.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 823.547 ; gain = 541.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 22:51:05 2020...
[Fri Feb 14 22:51:07 2020] clk_pll_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1112.887 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1

[Fri Feb 14 22:51:07 2020] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.293 ; gain = 101.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Work/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 452.074 ; gain = 158.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
Parsing XDC File [D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.223 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 746.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 746.223 ; gain = 452.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 798.254 ; gain = 504.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 798.328 ; gain = 504.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |     5|
|2     |  inst   |clk_pll_clk_wiz |     5|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 807.855 ; gain = 220.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.855 ; gain = 514.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 823.547 ; gain = 541.363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 823.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 22:51:05 2020...
[Fri Feb 14 22:51:07 2020] clk_pll_synth_1 finished
[Fri Feb 14 22:51:07 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:12 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:17 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:22 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:32 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:42 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:51:52 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:52:02 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:52:22 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:52:42 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:53:03 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:53:23 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:54:03 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:54:43 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:55:23 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:56:04 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:57:24 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 22:58:45 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 23:00:05 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 23:01:26 2020] Waiting for axi_ram_synth_1 to finish...
[Fri Feb 14 23:04:07 2020] Waiting for axi_ram_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Fri Feb 14 23:05:08 2020] Interrupt received

*** Running vivado
    with args -log axi_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ram.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source axi_ram.tcl -notrace
Command: synth_design -top axi_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 394.941 ; gain = 102.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_ram' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/synth/axi_ram.vhd:95]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: axi_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: axi_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     21.018106 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'd:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [d:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/synth/axi_ram.vhd:289]
wait_on_run: Time (s): cpu = 00:00:40 ; elapsed = 00:14:00 . Memory (MB): peak = 1115.746 ; gain = 2.859
INFO: [Common 17-344] 'wait_on_run' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Work/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/axi_ram.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/sim.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/segpos.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/pcdef.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/funct.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/debug.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/include/bus.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/ip/InternalCrossbar/sim/InternalCrossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InternalCrossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/bus/AXIAdapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIAdapter
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [D:/CDE49/cpu/bus/AXIAdapter.v:73]
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [D:/CDE49/cpu/bus/AXIAdapter.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/BranchGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/ex/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/ex/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/FunctGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FunctGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/if/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/mem/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/mem/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/MemGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/OperandGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OperandGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/if/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/pipeline/PipelineController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/pipeline/PipelineDeliver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineDeliver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/storage/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/id/RegGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/storage/RegReadProxy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegReadProxy
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/mmu/StaticMMU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StaticMMU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/TinyMIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TinyMIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/core/stage/wb/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/cpu/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.746 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Work/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L axi_clock_converter_v2_1_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'int' [D:/CDE49/soc_axi_func/rtl/soc_axi_lite_top.v:320]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'arlen' [D:/CDE49/soc_axi_func/rtl/soc_axi_lite_top.v:692]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'awlen' [D:/CDE49/soc_axi_func/rtl/soc_axi_lite_top.v:708]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=32)
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.RegGen
Compiling module xil_defaultlib.FunctGen
Compiling module xil_defaultlib.OperandGen
Compiling module xil_defaultlib.BranchGen
Compiling module xil_defaultlib.MemGen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=6)
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=5)
Compiling module xil_defaultlib.PipelineDeliver
Compiling module xil_defaultlib.PipelineDeliver(WIDTH=4)
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RegReadProxy
Compiling module xil_defaultlib.PipelineController
Compiling module xil_defaultlib.Core
Compiling module xil_defaultlib.StaticMMU
Compiling module xil_defaultlib.AXIAdapter
Compiling module xil_defaultlib.TinyMIPS
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_splitter
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_decerr_slav...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.InternalCrossbar
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.axi_wrap
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_DATA_CO...
Compiling module axi_clock_converter_v2_1_17.axi_clock_converter_v2_1_17_axi_...
Compiling module xil_defaultlib.axi_clock_converter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_decode...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_si_transact...
Compiling module axi_data_fifo_v2_1_17.axi_data_fifo_v2_1_17_axic_reg_s...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_route...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_wdata_mux(C...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_addr_arbite...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_crossbar(C_...
Compiling module axi_crossbar_v2_1_19.axi_crossbar_v2_1_19_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar_1x2
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_clr_v8_4(INIT=1'b0)
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_pre_v8_4(INIT=1'b1)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_2.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_ff_ce_clr_v8_4(INIT=1'b...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_2.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_2.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_2.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.axi_ram
Compiling module xil_defaultlib.axi_wrap_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_axi_lite_top(SIMULATION=1'b1...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/CDE49/soc_axi_func/testbench/mycpu_tb.v" Line 126. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 14 23:05:45 2020. For additional details about this file, please refer to the WebTalk help file at D:/Work/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 83.090 ; gain = 1.008
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 14 23:05:45 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1115.746 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CDE49/soc_axi_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.u_axi_ram.ram.inst.axi_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.625 ; gain = 51.879
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 1167.625 ; gain = 51.879
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0x9fc04438
        [  32000 ns] Test is running, debug_wb_pc = 0x9fc044cc
        [  42000 ns] Test is running, debug_wb_pc = 0x9fc04564
        [  52000 ns] Test is running, debug_wb_pc = 0x9fc045fc
        [  62000 ns] Test is running, debug_wb_pc = 0x9fc04694
        [  72000 ns] Test is running, debug_wb_pc = 0x9fc0472c
        [  82000 ns] Test is running, debug_wb_pc = 0x9fc047c4
        [  92000 ns] Test is running, debug_wb_pc = 0x9fc0485c
        [ 102000 ns] Test is running, debug_wb_pc = 0x9fc048f4
        [ 112000 ns] Test is running, debug_wb_pc = 0x9fc04988
        [ 122000 ns] Test is running, debug_wb_pc = 0x9fc04a20
        [ 132000 ns] Test is running, debug_wb_pc = 0x9fc04ab8
        [ 142000 ns] Test is running, debug_wb_pc = 0x9fc04b50
        [ 152000 ns] Test is running, debug_wb_pc = 0x9fc04be8
        [ 162000 ns] Test is running, debug_wb_pc = 0x9fc04c80
        [ 172000 ns] Test is running, debug_wb_pc = 0x9fc04d18
        [ 182000 ns] Test is running, debug_wb_pc = 0x9fc04db0
        [ 192000 ns] Test is running, debug_wb_pc = 0x9fc04e44
        [ 202000 ns] Test is running, debug_wb_pc = 0x9fc04edc
        [ 212000 ns] Test is running, debug_wb_pc = 0x9fc04f74
        [ 222000 ns] Test is running, debug_wb_pc = 0x9fc0500c
        [ 232000 ns] Test is running, debug_wb_pc = 0x9fc050a4
        [ 242000 ns] Test is running, debug_wb_pc = 0x9fc0513c
        [ 252000 ns] Test is running, debug_wb_pc = 0x9fc051d4
        [ 262000 ns] Test is running, debug_wb_pc = 0x9fc0526c
        [ 272000 ns] Test is running, debug_wb_pc = 0x9fc05300
        [ 282000 ns] Test is running, debug_wb_pc = 0x9fc05398
        [ 292000 ns] Test is running, debug_wb_pc = 0x9fc05430
        [ 302000 ns] Test is running, debug_wb_pc = 0x9fc054c8
        [ 312000 ns] Test is running, debug_wb_pc = 0x9fc05560
----[ 320215 ns] Number 8'd01 Functional Test Point PASS!!!
        [ 322000 ns] Test is running, debug_wb_pc = 0x9fc00af8
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc45960
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc459f8
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc45a90
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc45b28
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc45bc0
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc45c58
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc45cf0
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc45d84
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc45e1c
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc45eb4
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc45f4c
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc45fe4
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc4607c
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc46114
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc461ac
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc46240
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc462d8
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1213.965 ; gain = 0.000
run all
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc46370
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc46408
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc464a0
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc46538
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc465d0
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc46668
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc466fc
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc46794
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc4682c
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc468c4
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc4695c
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc469f4
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc46a8c
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc46b24
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc46bbc
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc46c50
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc46ce8
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc46d80
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc46e18
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc46eb0
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc46f48
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc46fe0
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc47078
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.965 ; gain = 0.000
reset_run axi_crossbar_1x2_synth_1
reset_run axi_clock_converter_synth_1
reset_run axi_ram_synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1216.672 ; gain = 2.707
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 23:11:15 2020...
