#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001733a51b230 .scope module, "VGA_testbench_full" "VGA_testbench_full" 2 5;
 .timescale -9 -12;
v000001733a57ec90_0 .var "clk", 0 0;
v000001733a57ed30_0 .net "hsync", 0 0, v000001733a57ebf0_0;  1 drivers
v000001733a57f410_0 .var "last_v_count", 9 0;
v000001733a57f7d0_0 .var "reset", 0 0;
v000001733a57eb50_0 .net "video", 0 0, v000001733a57eab0_0;  1 drivers
v000001733a57f050_0 .net "vsync", 0 0, v000001733a57ee70_0;  1 drivers
S_000001733a51cc90 .scope module, "uut" "VGA_BW_simple" 2 20, 3 3 0, S_000001733a51b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_25mhz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hsync";
    .port_info 3 /OUTPUT 1 "vsync";
    .port_info 4 /OUTPUT 1 "video";
P_000001733a52a620 .param/l "H_BACK_PORCH" 0 3 16, +C4<00000000000000000000000000110000>;
P_000001733a52a658 .param/l "H_DISPLAY" 0 3 13, +C4<00000000000000000000001010000000>;
P_000001733a52a690 .param/l "H_FRONT_PORCH" 0 3 14, +C4<00000000000000000000000000010000>;
P_000001733a52a6c8 .param/l "H_SYNC_PULSE" 0 3 15, +C4<00000000000000000000000001100000>;
P_000001733a52a700 .param/l "H_TOTAL" 0 3 17, +C4<00000000000000000000001100100000>;
P_000001733a52a738 .param/l "V_BACK_PORCH" 0 3 23, +C4<00000000000000000000000000100001>;
P_000001733a52a770 .param/l "V_DISPLAY" 0 3 20, +C4<00000000000000000000000111100000>;
P_000001733a52a7a8 .param/l "V_FRONT_PORCH" 0 3 21, +C4<00000000000000000000000000001010>;
P_000001733a52a7e0 .param/l "V_SYNC_PULSE" 0 3 22, +C4<00000000000000000000000000000010>;
P_000001733a52a818 .param/l "V_TOTAL" 0 3 24, +C4<00000000000000000000001000001101>;
L_000001733a52b540 .functor AND 1, L_000001733a57ef10, L_000001733a57efb0, C4<1>, C4<1>;
v000001733a51b3c0_0 .net *"_ivl_0", 31 0, L_000001733a57edd0;  1 drivers
L_000001733a57f928 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001733a51a0e0_0 .net *"_ivl_11", 21 0, L_000001733a57f928;  1 drivers
L_000001733a57f970 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v000001733a4d72d0_0 .net/2u *"_ivl_12", 31 0, L_000001733a57f970;  1 drivers
v000001733a4d6e30_0 .net *"_ivl_14", 0 0, L_000001733a57efb0;  1 drivers
L_000001733a57f898 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001733a51ce20_0 .net *"_ivl_3", 21 0, L_000001733a57f898;  1 drivers
L_000001733a57f8e0 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v000001733a51cec0_0 .net/2u *"_ivl_4", 31 0, L_000001733a57f8e0;  1 drivers
v000001733a51cf60_0 .net *"_ivl_6", 0 0, L_000001733a57ef10;  1 drivers
v000001733a52a860_0 .net *"_ivl_8", 31 0, L_000001733a57f190;  1 drivers
v000001733a52a900_0 .net "clk_25mhz", 0 0, v000001733a57ec90_0;  1 drivers
v000001733a57e970_0 .net "display_on", 0 0, L_000001733a52b540;  1 drivers
v000001733a57e8d0_0 .var "h_count", 9 0;
v000001733a57ebf0_0 .var "hsync", 0 0;
v000001733a57ea10_0 .net "reset", 0 0, v000001733a57f7d0_0;  1 drivers
v000001733a57f730_0 .var "v_count", 9 0;
v000001733a57eab0_0 .var "video", 0 0;
v000001733a57ee70_0 .var "vsync", 0 0;
E_000001733a519090 .event posedge, v000001733a52a900_0;
E_000001733a518fd0 .event posedge, v000001733a57ea10_0, v000001733a52a900_0;
L_000001733a57edd0 .concat [ 10 22 0 0], v000001733a57e8d0_0, L_000001733a57f898;
L_000001733a57ef10 .cmp/gt 32, L_000001733a57f8e0, L_000001733a57edd0;
L_000001733a57f190 .concat [ 10 22 0 0], v000001733a57f730_0, L_000001733a57f928;
L_000001733a57efb0 .cmp/gt 32, L_000001733a57f970, L_000001733a57f190;
    .scope S_000001733a51cc90;
T_0 ;
    %wait E_000001733a518fd0;
    %load/vec4 v000001733a57ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001733a57e8d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001733a57e8d0_0;
    %pad/u 32;
    %cmpi/e 799, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001733a57e8d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001733a57e8d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001733a57e8d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001733a51cc90;
T_1 ;
    %wait E_000001733a518fd0;
    %load/vec4 v000001733a57ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001733a57f730_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001733a57e8d0_0;
    %pad/u 32;
    %cmpi/e 799, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001733a57f730_0;
    %pad/u 32;
    %cmpi/e 524, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001733a57f730_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001733a57f730_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001733a57f730_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001733a51cc90;
T_2 ;
    %wait E_000001733a519090;
    %load/vec4 v000001733a57e8d0_0;
    %pad/u 32;
    %cmpi/u 656, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.0, 5;
    %load/vec4 v000001733a57e8d0_0;
    %pad/u 32;
    %cmpi/u 752, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.0;
    %assign/vec4 v000001733a57ebf0_0, 0;
    %load/vec4 v000001733a57f730_0;
    %pad/u 32;
    %cmpi/u 490, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.1, 5;
    %load/vec4 v000001733a57f730_0;
    %pad/u 32;
    %cmpi/u 492, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.1;
    %assign/vec4 v000001733a57ee70_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001733a51cc90;
T_3 ;
    %wait E_000001733a519090;
    %load/vec4 v000001733a57e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001733a57e8d0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v000001733a57f730_0;
    %parti/s 1, 5, 4;
    %xor;
    %assign/vec4 v000001733a57eab0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001733a57eab0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001733a51b230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001733a57ec90_0, 0, 1;
T_4.0 ;
    %delay 20000, 0;
    %load/vec4 v000001733a57ec90_0;
    %inv;
    %store/vec4 v000001733a57ec90_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001733a51b230;
T_5 ;
    %vpi_call 2 31 "$dumpfile", "vga_test_full.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001733a51b230 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, v000001733a57e8d0_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, v000001733a57f730_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, v000001733a57e970_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001733a57f7d0_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001733a57f7d0_0, 0, 1;
    %delay 4115098112, 3;
    %vpi_call 2 45 "$display", "\343\203\206\343\202\271\343\203\210\345\256\214\344\272\206" {0 0 0};
    %vpi_call 2 46 "$display", "\343\202\267\343\203\237\343\203\245\343\203\254\343\203\274\343\202\267\343\203\247\343\203\263\346\231\202\351\226\223: 17ms\357\274\210\347\264\2041\343\203\225\343\203\254\343\203\274\343\203\240\345\210\206\357\274\211" {0 0 0};
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001733a51b230;
T_6 ;
    %wait E_000001733a519090;
    %load/vec4 v000001733a57f730_0;
    %assign/vec4 v000001733a57f410_0, 0;
    %load/vec4 v000001733a57f410_0;
    %pad/u 32;
    %cmpi/e 524, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v000001733a57f730_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 55 "$display", "\343\203\225\343\203\254\343\203\274\343\203\240\345\256\214\344\272\206: \346\231\202\345\210\273=%t", $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "VGA_testbench_full.v";
    "VGA_BW_simple.v";
