// Seed: 3847527538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 / 1) id_1 = 1;
  assign id_5 = !id_2;
  assign id_1 = 1'b0;
  wor id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_3,
      id_6
  );
  wire  id_8;
  uwire id_9 = 1'b0;
  assign id_5 = id_5;
endmodule
