imageRAM.v,verilog,xil_defaultlib,../../../../lenet5VHDL8Bit.srcs/sources_1/ip/imageRAM/sim/imageRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
