// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        OCore0= {
            type = "OOO";
            dcache = "c0l1d";
            icache = "c0l1i";
        };
        OCore1 = {
            type = "OOO";
            dcache = "c1l1d";
            icache = "c1l1i";
        };
    };

    lineSize = 64;

    caches = {
        c0l1d = {
            size = 65536;
        };
        c0l1i = {
            size = 32768;
        };
        c1l1d = {
            size = 65536;
        };
        c1l1i = {
            size = 32768;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            type="Timing";
            children = "c0l1i|c0l1d c1l1i|c1l1d";  // interleave
            latency=20;
        };
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    //procStatsFilter = "l1.*|l2.*";
    
};

process0 = {
    command = "./tests/ma_uarch_check";
};

process1 = {
    command = "./tests/ma_uarch_check";
};

