

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:4,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
53fd4f16359c6acfadd8d03d62702d10  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs/BFS
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs/BFS "
Parsing file _cuobjdump_complete_output_caSacF
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403f40, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_76uiuY"
Running: cat _ptx_76uiuY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8OnITh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8OnITh --output-file  /dev/null 2> _ptx_76uiuYinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_76uiuY _ptx2_8OnITh _ptx_76uiuYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: graph4096.txt
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
Copied Everything to GPU memory
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:22:44 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 107524 (ipc=71.7) sim_rate=53762 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 11:22:45 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1525,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1536,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1542,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1548,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1554,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1560,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 110709 (ipc=22.1) sim_rate=36903 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:22:46 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6776,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6777
gpu_sim_insn = 110833
gpu_ipc =      16.3543
gpu_tot_sim_cycle = 6777
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.3543
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944
RFC_cache:
	RFC_total_cache_accesses = 2760
	RFC_total_cache_misses = 984
	RFC_total_cache_miss_rate = 0.3565
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1029
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4107	W0_Idle:31548	W0_Scoreboard:16773	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 237 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6776 
mrq_lat_table:60 	0 	2 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45 	15 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0         0      2110         0         0         0 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790         0         0         0         0         0 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  1.600000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/23 = 3.260870
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         4         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 14/9 = 1.56
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        704       302    none      none      none      none      none      none      none      none      none      none         268    none      none      none  
dram[1]:        201       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        231       299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        299       224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        236       208    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        177       171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0         0       268         0         0         0
dram[1]:        277       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        270       270         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8907 n_act=6 n_pre=3 n_req=15 n_rd=28 n_write=1 bw_util=0.006484
n_activity=334 dram_eff=0.1737
bk0: 18a 8810i bk1: 8a 8902i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 0a 8946i bk11: 0a 8946i bk12: 2a 8929i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8910 n_act=6 n_pre=4 n_req=13 n_rd=24 n_write=1 bw_util=0.00559
n_activity=350 dram_eff=0.1429
bk0: 16a 8802i bk1: 8a 8901i bk2: 0a 8942i bk3: 0a 8943i bk4: 0a 8943i bk5: 0a 8944i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8946i bk13: 0a 8947i bk14: 0a 8947i bk15: 0a 8947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8918 n_act=4 n_pre=2 n_req=11 n_rd=20 n_write=1 bw_util=0.004695
n_activity=219 dram_eff=0.1918
bk0: 12a 8850i bk1: 8a 8913i bk2: 0a 8942i bk3: 0a 8942i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8947i bk15: 0a 8948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0059251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8923 n_act=2 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=165 dram_eff=0.2424
bk0: 8a 8916i bk1: 10a 8890i bk2: 0a 8944i bk3: 0a 8944i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8922 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=202 dram_eff=0.198
bk0: 8a 8905i bk1: 8a 8905i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8946i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 2a 8929i bk11: 0a 8944i bk12: 0a 8944i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x3e42300, atomic=0 1 entries : 0x7f5c44e6dfe0 :  mf: uid=  6595, sid01:w00, part=5, addr=0x3e42300, load , size=32, unknown  status = IN_PARTITION_DRAM (6774), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8920 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005143
n_activity=202 dram_eff=0.2277
bk0: 10a 8881i bk1: 8a 8894i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63, Miss = 10, Miss_rate = 0.159, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 6, Miss_rate = 0.273, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[5]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.482
	minimum = 6
	maximum = 34
Network latency average = 9.36331
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 8.0339
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0015193
	minimum = 0.000590232 (at node 18)
	maximum = 0.00929615 (at node 15)
Accepted packet rate average = 0.0015193
	minimum = 0.000590232 (at node 18)
	maximum = 0.00929615 (at node 15)
Injected flit rate average = 0.0038693
	minimum = 0.000885347 (at node 0)
	maximum = 0.0349712 (at node 15)
Accepted flit rate average= 0.0038693
	minimum = 0.00073779 (at node 18)
	maximum = 0.0213959 (at node 1)
Injected packet length average = 2.54676
Accepted packet length average = 2.54676
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36944 (inst/sec)
gpgpu_simulation_rate = 2259 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6777
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.3543
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944
RFC_cache:
	RFC_total_cache_accesses = 2760
	RFC_total_cache_misses = 984
	RFC_total_cache_miss_rate = 0.3565
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1029
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4107	W0_Idle:31548	W0_Scoreboard:16773	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6776 
mrq_lat_table:60 	0 	2 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45 	15 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0         0      2110         0         0         0 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790         0         0         0         0         0 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  1.600000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/23 = 3.260870
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         4         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 14/9 = 1.56
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        704       302    none      none      none      none      none      none      none      none      none      none         268    none      none      none  
dram[1]:        201       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        231       299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        299       224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        236       208    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        177       171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0         0       268         0         0         0
dram[1]:        277       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        270       270         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8907 n_act=6 n_pre=3 n_req=15 n_rd=28 n_write=1 bw_util=0.006484
n_activity=334 dram_eff=0.1737
bk0: 18a 8810i bk1: 8a 8902i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 0a 8946i bk11: 0a 8946i bk12: 2a 8929i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8910 n_act=6 n_pre=4 n_req=13 n_rd=24 n_write=1 bw_util=0.00559
n_activity=350 dram_eff=0.1429
bk0: 16a 8802i bk1: 8a 8901i bk2: 0a 8942i bk3: 0a 8943i bk4: 0a 8943i bk5: 0a 8944i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8946i bk13: 0a 8947i bk14: 0a 8947i bk15: 0a 8947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8918 n_act=4 n_pre=2 n_req=11 n_rd=20 n_write=1 bw_util=0.004695
n_activity=219 dram_eff=0.1918
bk0: 12a 8850i bk1: 8a 8913i bk2: 0a 8942i bk3: 0a 8942i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8947i bk15: 0a 8948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0059251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8923 n_act=2 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=165 dram_eff=0.2424
bk0: 8a 8916i bk1: 10a 8890i bk2: 0a 8944i bk3: 0a 8944i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8922 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=202 dram_eff=0.198
bk0: 8a 8905i bk1: 8a 8905i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8946i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 2a 8929i bk11: 0a 8944i bk12: 0a 8944i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x3e42300, atomic=0 1 entries : 0x7f5c44e6dfe0 :  mf: uid=  6595, sid01:w00, part=5, addr=0x3e42300, load , size=32, unknown  status = IN_PARTITION_DRAM (6774), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8920 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005143
n_activity=202 dram_eff=0.2277
bk0: 10a 8881i bk1: 8a 8894i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63, Miss = 10, Miss_rate = 0.159, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 6, Miss_rate = 0.273, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[5]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 6777
gpu_tot_sim_insn = 110833
gpu_tot_ipc =      16.3543
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=36944
RFC_cache:
	RFC_total_cache_accesses = 2760
	RFC_total_cache_misses = 984
	RFC_total_cache_miss_rate = 0.3565
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2055
	L1I_total_cache_misses = 385
	L1I_total_cache_miss_rate = 0.1873
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 97
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.5357
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 97
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1029
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 416
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 385
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 122816
gpgpu_n_tot_w_icount = 3838
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4107	W0_Idle:31548	W0_Scoreboard:16773	W1:254	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 376 {8:47,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 6392 {136:47,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 235 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6776 
mrq_lat_table:60 	0 	2 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	45 	15 	0 	0 	0 	0 	0 	2 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0         0      2110         0         0         0 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790         0         0         0         0         0 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  1.600000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 75/23 = 3.260870
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         4         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 63
min_bank_accesses = 0!
chip skew: 14/9 = 1.56
number of total write accesses:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:        704       302    none      none      none      none      none      none      none      none      none      none         268    none      none      none  
dram[1]:        201       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        231       299    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        299       224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        236       208    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        177       171    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0         0       268         0         0         0
dram[1]:        277       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        270       270         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8907 n_act=6 n_pre=3 n_req=15 n_rd=28 n_write=1 bw_util=0.006484
n_activity=334 dram_eff=0.1737
bk0: 18a 8810i bk1: 8a 8902i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 0a 8946i bk11: 0a 8946i bk12: 2a 8929i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0039128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8910 n_act=6 n_pre=4 n_req=13 n_rd=24 n_write=1 bw_util=0.00559
n_activity=350 dram_eff=0.1429
bk0: 16a 8802i bk1: 8a 8901i bk2: 0a 8942i bk3: 0a 8943i bk4: 0a 8943i bk5: 0a 8944i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8946i bk13: 0a 8947i bk14: 0a 8947i bk15: 0a 8947i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8918 n_act=4 n_pre=2 n_req=11 n_rd=20 n_write=1 bw_util=0.004695
n_activity=219 dram_eff=0.1918
bk0: 12a 8850i bk1: 8a 8913i bk2: 0a 8942i bk3: 0a 8942i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8947i bk15: 0a 8948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0059251
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8923 n_act=2 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=165 dram_eff=0.2424
bk0: 8a 8916i bk1: 10a 8890i bk2: 0a 8944i bk3: 0a 8944i bk4: 0a 8944i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00234768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8922 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004472
n_activity=202 dram_eff=0.198
bk0: 8a 8905i bk1: 8a 8905i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8946i bk7: 0a 8946i bk8: 0a 8946i bk9: 0a 8946i bk10: 2a 8929i bk11: 0a 8944i bk12: 0a 8944i bk13: 0a 8944i bk14: 0a 8944i bk15: 0a 8944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x3e42300, atomic=0 1 entries : 0x7f5c44e6dfe0 :  mf: uid=  6595, sid01:w00, part=5, addr=0x3e42300, load , size=32, unknown  status = IN_PARTITION_DRAM (6774), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8945 n_nop=8920 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.005143
n_activity=202 dram_eff=0.2277
bk0: 10a 8881i bk1: 8a 8894i bk2: 0a 8944i bk3: 0a 8945i bk4: 0a 8945i bk5: 0a 8945i bk6: 0a 8945i bk7: 0a 8945i bk8: 0a 8945i bk9: 0a 8945i bk10: 0a 8945i bk11: 0a 8945i bk12: 0a 8945i bk13: 0a 8945i bk14: 0a 8945i bk15: 0a 8945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00245947

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63, Miss = 10, Miss_rate = 0.159, Pending_hits = 9, Reservation_fails = 338
L2_cache_bank[1]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 8, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 6, Miss_rate = 0.273, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[5]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 139
L2_total_cache_misses = 63
L2_total_cache_miss_rate = 0.4532
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=537
icnt_total_pkts_simt_to_mem=171
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,6777)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,6777)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(15,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (294,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (300,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7277  inst.: 221165 (ipc=220.7) sim_rate=55291 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:22:47 2018
GPGPU-Sim uArch: cycles simulated: 8777  inst.: 221732 (ipc=55.4) sim_rate=44346 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:22:48 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2459,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3084,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3122,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3196,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3426,6777), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 10277  inst.: 222837 (ipc=32.0) sim_rate=37139 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:22:49 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3565,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3817,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4279,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4444,6777), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4445
gpu_sim_insn = 112242
gpu_ipc =      25.2513
gpu_tot_sim_cycle = 11222
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      19.8784
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=37179
RFC_cache:
	RFC_total_cache_accesses = 7412
	RFC_total_cache_misses = 2947
	RFC_total_cache_miss_rate = 0.3976
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3118
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4467	W0_Idle:60725	W0_Scoreboard:42002	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11221 
mrq_lat_table:179 	3 	6 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	322 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	41 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0       719      2110       991         0      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0       685      1018         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0      1024      1029         0      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671         0         0         0       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538         0         0       997         0 
average row accesses per activate:
dram[0]:  5.250000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  2.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]:  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]:  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 15.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 203/38 = 5.342105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        11         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:         9        10         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        12        10         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         6         8         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        10        14         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         8         9         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 32/17 = 1.88
number of total write accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:        945       326    none      none      none      none      none      none      none      none      none         268       268       263    none         263
dram[1]:        429       324    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        305       312    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        565       369    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        387       223    none      none      none      none      none      none      none      none         268       264    none      none      none         263
dram[5]:        335       227    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0       268       268       268         0       268
dram[1]:        277       270         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0       268
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14725 n_act=9 n_pre=3 n_req=43 n_rd=64 n_write=11 bw_util=0.01013
n_activity=778 dram_eff=0.1928
bk0: 30a 14588i bk1: 22a 14676i bk2: 0a 14810i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14814i bk8: 0a 14814i bk9: 0a 14814i bk10: 0a 14814i bk11: 2a 14797i bk12: 2a 14795i bk13: 4a 14790i bk14: 0a 14809i bk15: 4a 14790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00533351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14753 n_act=8 n_pre=4 n_req=26 n_rd=42 n_write=5 bw_util=0.006346
n_activity=579 dram_eff=0.1623
bk0: 18a 14653i bk1: 20a 14713i bk2: 0a 14809i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14813i bk10: 0a 14813i bk11: 2a 14796i bk12: 2a 14796i bk13: 0a 14813i bk14: 0a 14813i bk15: 0a 14813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14745 n_act=6 n_pre=2 n_req=35 n_rd=48 n_write=11 bw_util=0.007967
n_activity=565 dram_eff=0.2088
bk0: 24a 14639i bk1: 20a 14703i bk2: 0a 14808i bk3: 0a 14809i bk4: 0a 14811i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14814i bk10: 2a 14797i bk11: 2a 14795i bk12: 0a 14810i bk13: 0a 14811i bk14: 0a 14813i bk15: 0a 14814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0041858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14768 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005266
n_activity=352 dram_eff=0.2216
bk0: 12a 14762i bk1: 16a 14722i bk2: 0a 14810i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14811i bk7: 0a 14812i bk8: 0a 14812i bk9: 0a 14814i bk10: 0a 14814i bk11: 0a 14814i bk12: 2a 14797i bk13: 2a 14796i bk14: 0a 14812i bk15: 2a 14796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14730 n_act=5 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.0104
n_activity=676 dram_eff=0.2278
bk0: 20a 14697i bk1: 28a 14614i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14814i bk9: 0a 14814i bk10: 2a 14797i bk11: 6a 14785i bk12: 0a 14810i bk13: 0a 14810i bk14: 0a 14810i bk15: 6a 14786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00256549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14755 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007021
n_activity=520 dram_eff=0.2
bk0: 16a 14724i bk1: 18a 14698i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14812i bk7: 0a 14812i bk8: 0a 14813i bk9: 0a 14813i bk10: 2a 14797i bk11: 4a 14791i bk12: 0a 14811i bk13: 0a 14811i bk14: 2a 14796i bk15: 0a 14811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00148528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 16, Miss_rate = 0.108, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 41, Miss = 10, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 4, Reservation_fails = 109
L2_cache_bank[5]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.41912
	minimum = 6
	maximum = 16
Network latency average = 7.31029
	minimum = 6
	maximum = 16
Slowest packet = 375
Flit latency average = 6.22986
	minimum = 6
	maximum = 12
Slowest flit = 1093
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00566596
	minimum = 0.000449944 (at node 0)
	maximum = 0.0191226 (at node 15)
Accepted packet rate average = 0.00566596
	minimum = 0.000449944 (at node 0)
	maximum = 0.0191226 (at node 15)
Injected flit rate average = 0.0119985
	minimum = 0.000449944 (at node 0)
	maximum = 0.0281215 (at node 17)
Accepted flit rate average= 0.0119985
	minimum = 0.00224972 (at node 0)
	maximum = 0.0391451 (at node 2)
Injected packet length average = 2.11765
Accepted packet length average = 2.11765
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 37179 (inst/sec)
gpgpu_simulation_rate = 1870 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11222
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      19.8784
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=37179
RFC_cache:
	RFC_total_cache_accesses = 7412
	RFC_total_cache_misses = 2947
	RFC_total_cache_miss_rate = 0.3976
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3118
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4467	W0_Idle:60725	W0_Scoreboard:42002	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11221 
mrq_lat_table:179 	3 	6 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	322 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	41 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0       719      2110       991         0      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0       685      1018         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0      1024      1029         0      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671         0         0         0       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538         0         0       997         0 
average row accesses per activate:
dram[0]:  5.250000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  2.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]:  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]:  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 15.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 203/38 = 5.342105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        11         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:         9        10         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        12        10         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         6         8         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        10        14         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         8         9         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 32/17 = 1.88
number of total write accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:        945       326    none      none      none      none      none      none      none      none      none         268       268       263    none         263
dram[1]:        429       324    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        305       312    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        565       369    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        387       223    none      none      none      none      none      none      none      none         268       264    none      none      none         263
dram[5]:        335       227    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0       268       268       268         0       268
dram[1]:        277       270         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0       268
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14725 n_act=9 n_pre=3 n_req=43 n_rd=64 n_write=11 bw_util=0.01013
n_activity=778 dram_eff=0.1928
bk0: 30a 14588i bk1: 22a 14676i bk2: 0a 14810i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14814i bk8: 0a 14814i bk9: 0a 14814i bk10: 0a 14814i bk11: 2a 14797i bk12: 2a 14795i bk13: 4a 14790i bk14: 0a 14809i bk15: 4a 14790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00533351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14753 n_act=8 n_pre=4 n_req=26 n_rd=42 n_write=5 bw_util=0.006346
n_activity=579 dram_eff=0.1623
bk0: 18a 14653i bk1: 20a 14713i bk2: 0a 14809i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14813i bk10: 0a 14813i bk11: 2a 14796i bk12: 2a 14796i bk13: 0a 14813i bk14: 0a 14813i bk15: 0a 14813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14745 n_act=6 n_pre=2 n_req=35 n_rd=48 n_write=11 bw_util=0.007967
n_activity=565 dram_eff=0.2088
bk0: 24a 14639i bk1: 20a 14703i bk2: 0a 14808i bk3: 0a 14809i bk4: 0a 14811i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14814i bk10: 2a 14797i bk11: 2a 14795i bk12: 0a 14810i bk13: 0a 14811i bk14: 0a 14813i bk15: 0a 14814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0041858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14768 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005266
n_activity=352 dram_eff=0.2216
bk0: 12a 14762i bk1: 16a 14722i bk2: 0a 14810i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14811i bk7: 0a 14812i bk8: 0a 14812i bk9: 0a 14814i bk10: 0a 14814i bk11: 0a 14814i bk12: 2a 14797i bk13: 2a 14796i bk14: 0a 14812i bk15: 2a 14796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14730 n_act=5 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.0104
n_activity=676 dram_eff=0.2278
bk0: 20a 14697i bk1: 28a 14614i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14814i bk9: 0a 14814i bk10: 2a 14797i bk11: 6a 14785i bk12: 0a 14810i bk13: 0a 14810i bk14: 0a 14810i bk15: 6a 14786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00256549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14755 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007021
n_activity=520 dram_eff=0.2
bk0: 16a 14724i bk1: 18a 14698i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14812i bk7: 0a 14812i bk8: 0a 14813i bk9: 0a 14813i bk10: 2a 14797i bk11: 4a 14791i bk12: 0a 14811i bk13: 0a 14811i bk14: 2a 14796i bk15: 0a 14811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00148528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 16, Miss_rate = 0.108, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 41, Miss = 10, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 4, Reservation_fails = 109
L2_cache_bank[5]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 11222
gpu_tot_sim_insn = 223075
gpu_tot_ipc =      19.8784
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 208
gpu_total_sim_rate=37179
RFC_cache:
	RFC_total_cache_accesses = 7412
	RFC_total_cache_misses = 2947
	RFC_total_cache_miss_rate = 0.3976
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4905
	L1I_total_cache_misses = 403
	L1I_total_cache_miss_rate = 0.0822
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 148, Miss = 67, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 72, Miss_rate = 0.450, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 46, Miss_rate = 0.442, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 29, Miss_rate = 0.453, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[8]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 25, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 53, Miss_rate = 0.473, Pending_hits = 14, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 900
	L1D_total_cache_misses = 386
	L1D_total_cache_miss_rate = 0.4289
	L1D_total_cache_pending_hits = 203
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2679
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 203
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3118
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1312
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 215
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 403
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 293184
gpgpu_n_tot_w_icount = 9162
gpgpu_n_stall_shd_mem = 3420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 232
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8604
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4467	W0_Idle:60725	W0_Scoreboard:42002	W1:1994	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7168
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9280 {40:232,}
traffic_breakdown_coretomem[INST_ACC_R] = 488 {8:61,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1856 {8:232,}
traffic_breakdown_memtocore[INST_ACC_R] = 8296 {136:61,}
maxmrqlatency = 16 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11221 
mrq_lat_table:179 	3 	6 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	322 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	468 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	167 	19 	0 	0 	0 	0 	0 	2 	9 	41 	180 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0         0       719      2110       991         0      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0         0       685      1018         0         0         0 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697         0         0         0         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0         0         0      1024      1029         0      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671         0         0         0       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538         0         0       997         0 
average row accesses per activate:
dram[0]:  5.250000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  2.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]:  6.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]:  7.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 15.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 12.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 203/38 = 5.342105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        15        11         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:         9        10         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        12        10         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         6         8         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        10        14         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         8         9         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 146
min_bank_accesses = 0!
chip skew: 32/17 = 1.88
number of total write accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 57
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:        945       326    none      none      none      none      none      none      none      none      none         268       268       263    none         263
dram[1]:        429       324    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        305       312    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        565       369    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        387       223    none      none      none      none      none      none      none      none         268       264    none      none      none         263
dram[5]:        335       227    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0         0       268       268       268         0       268
dram[1]:        277       270         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0         0       268
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14725 n_act=9 n_pre=3 n_req=43 n_rd=64 n_write=11 bw_util=0.01013
n_activity=778 dram_eff=0.1928
bk0: 30a 14588i bk1: 22a 14676i bk2: 0a 14810i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14814i bk8: 0a 14814i bk9: 0a 14814i bk10: 0a 14814i bk11: 2a 14797i bk12: 2a 14795i bk13: 4a 14790i bk14: 0a 14809i bk15: 4a 14790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00533351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14753 n_act=8 n_pre=4 n_req=26 n_rd=42 n_write=5 bw_util=0.006346
n_activity=579 dram_eff=0.1623
bk0: 18a 14653i bk1: 20a 14713i bk2: 0a 14809i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14813i bk10: 0a 14813i bk11: 2a 14796i bk12: 2a 14796i bk13: 0a 14813i bk14: 0a 14813i bk15: 0a 14813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14745 n_act=6 n_pre=2 n_req=35 n_rd=48 n_write=11 bw_util=0.007967
n_activity=565 dram_eff=0.2088
bk0: 24a 14639i bk1: 20a 14703i bk2: 0a 14808i bk3: 0a 14809i bk4: 0a 14811i bk5: 0a 14813i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14813i bk9: 0a 14814i bk10: 2a 14797i bk11: 2a 14795i bk12: 0a 14810i bk13: 0a 14811i bk14: 0a 14813i bk15: 0a 14814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0041858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14768 n_act=5 n_pre=0 n_req=22 n_rd=34 n_write=5 bw_util=0.005266
n_activity=352 dram_eff=0.2216
bk0: 12a 14762i bk1: 16a 14722i bk2: 0a 14810i bk3: 0a 14810i bk4: 0a 14810i bk5: 0a 14811i bk6: 0a 14811i bk7: 0a 14812i bk8: 0a 14812i bk9: 0a 14814i bk10: 0a 14814i bk11: 0a 14814i bk12: 2a 14797i bk13: 2a 14796i bk14: 0a 14812i bk15: 2a 14796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141777
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14730 n_act=5 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.0104
n_activity=676 dram_eff=0.2278
bk0: 20a 14697i bk1: 28a 14614i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14813i bk7: 0a 14813i bk8: 0a 14814i bk9: 0a 14814i bk10: 2a 14797i bk11: 6a 14785i bk12: 0a 14810i bk13: 0a 14810i bk14: 0a 14810i bk15: 6a 14786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00256549
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14812 n_nop=14755 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007021
n_activity=520 dram_eff=0.2
bk0: 16a 14724i bk1: 18a 14698i bk2: 0a 14811i bk3: 0a 14812i bk4: 0a 14812i bk5: 0a 14812i bk6: 0a 14812i bk7: 0a 14812i bk8: 0a 14813i bk9: 0a 14813i bk10: 2a 14797i bk11: 4a 14791i bk12: 0a 14811i bk13: 0a 14811i bk14: 2a 14796i bk15: 0a 14811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00148528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148, Miss = 16, Miss_rate = 0.108, Pending_hits = 10, Reservation_fails = 338
L2_cache_bank[1]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 41, Miss = 10, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 45, Miss = 13, Miss_rate = 0.289, Pending_hits = 4, Reservation_fails = 109
L2_cache_bank[5]: Access = 26, Miss = 11, Miss_rate = 0.423, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 479
L2_total_cache_misses = 146
L2_total_cache_miss_rate = 0.3048
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1437
icnt_total_pkts_simt_to_mem=711
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,11222)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,11222)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(1,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 11722  inst.: 332459 (ipc=218.8) sim_rate=47494 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:22:50 2018
GPGPU-Sim uArch: cycles simulated: 12222  inst.: 333040 (ipc=110.0) sim_rate=41630 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:22:51 2018
GPGPU-Sim uArch: cycles simulated: 13222  inst.: 336884 (ipc=56.9) sim_rate=37431 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:22:52 2018
GPGPU-Sim uArch: cycles simulated: 13722  inst.: 339719 (ipc=46.7) sim_rate=33971 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:22:53 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2727,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2944,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2994,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 14222  inst.: 341966 (ipc=39.6) sim_rate=31087 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:22:54 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3209,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3219,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3241,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3344,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3398,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3479,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3482,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3561,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3728,11222), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3986,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 15222  inst.: 343408 (ipc=30.1) sim_rate=28617 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:22:55 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4002,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4097,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4372,11222), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4373
gpu_sim_insn = 120386
gpu_ipc =      27.5294
gpu_tot_sim_cycle = 15595
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.0238
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 211
gpu_total_sim_rate=28621
RFC_cache:
	RFC_total_cache_accesses = 21288
	RFC_total_cache_misses = 8960
	RFC_total_cache_miss_rate = 0.4209
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9574
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4932	W0_Idle:85550	W0_Scoreboard:108310	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 291 
averagemflatency = 165 
max_icnt2mem_latency = 54 
max_icnt2sh_latency = 15594 
mrq_lat_table:422 	7 	16 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1739 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1849 	171 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	525 	101 	3 	0 	0 	0 	0 	2 	9 	41 	1300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	24 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007         0       849         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 25.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 25.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 481/55 = 8.745455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        18        16         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        17        16         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        15        15         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        16        16         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        15        16         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 345
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       2538       811    none      none      none      none      none      none      none      none         264       265       261       262       268       265
dram[1]:        697       686    none      none      none      none      none      none      none      none         265       306       266       269       263       265
dram[2]:        803       592    none      none      none      none      none      none      none      none         262       264       270    none         263    none  
dram[3]:        766       607    none      none      none      none      none      none      none      none         272       268       262       264       263       268
dram[4]:        664       692    none      none      none      none      none      none      none      none         267       289       265       272       270       264
dram[5]:        650       576    none      none      none      none      none      none      none      none         263       269       262       269       268       263
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0       278       268       268       268       291       268
dram[1]:        277       272         0         0         0         0         0         0         0         0       273       279       274       273       275       268
dram[2]:        270       290         0         0         0         0         0         0         0         0       268       272       270         0       274         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       276       279       268       268       276       274
dram[4]:        272       270         0         0         0         0         0         0         0         0       285       287       273       272       273       280
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       290       268       269       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20423 n_act=11 n_pre=3 n_req=85 n_rd=124 n_write=23 bw_util=0.01428
n_activity=1315 dram_eff=0.2236
bk0: 40a 20270i bk1: 32a 20355i bk2: 0a 20581i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20586i bk8: 0a 20586i bk9: 0a 20587i bk10: 10a 20552i bk11: 6a 20561i bk12: 10a 20550i bk13: 12a 20545i bk14: 8a 20533i bk15: 6a 20557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00544112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20425 n_act=12 n_pre=4 n_req=82 n_rd=122 n_write=21 bw_util=0.01389
n_activity=1258 dram_eff=0.2273
bk0: 36a 20236i bk1: 32a 20373i bk2: 0a 20579i bk3: 0a 20582i bk4: 0a 20582i bk5: 0a 20583i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 10a 20551i bk11: 8a 20545i bk12: 8a 20554i bk13: 8a 20554i bk14: 16a 20537i bk15: 4a 20564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20448 n_act=8 n_pre=2 n_req=75 n_rd=102 n_write=24 bw_util=0.01224
n_activity=1092 dram_eff=0.2308
bk0: 34a 20314i bk1: 32a 20374i bk2: 0a 20579i bk3: 0a 20581i bk4: 0a 20583i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 6a 20562i bk11: 16a 20531i bk12: 2a 20567i bk13: 0a 20583i bk14: 12a 20540i bk15: 0a 20584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20436 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.0136
n_activity=1039 dram_eff=0.2695
bk0: 30a 20390i bk1: 30a 20345i bk2: 0a 20581i bk3: 0a 20581i bk4: 0a 20581i bk5: 0a 20582i bk6: 0a 20583i bk7: 0a 20587i bk8: 0a 20587i bk9: 0a 20589i bk10: 6a 20560i bk11: 18a 20532i bk12: 8a 20554i bk13: 6a 20553i bk14: 10a 20539i bk15: 10a 20526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00655849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20422 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01496
n_activity=1173 dram_eff=0.2626
bk0: 32a 20365i bk1: 32a 20357i bk2: 0a 20583i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20586i bk9: 0a 20586i bk10: 20a 20529i bk11: 14a 20528i bk12: 8a 20552i bk13: 2a 20564i bk14: 4a 20559i bk15: 18a 20515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00427517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20460 n_act=8 n_pre=0 n_req=69 n_rd=94 n_write=22 bw_util=0.01127
n_activity=1025 dram_eff=0.2263
bk0: 30a 20406i bk1: 32a 20376i bk2: 0a 20582i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20584i bk7: 0a 20584i bk8: 0a 20585i bk9: 0a 20586i bk10: 8a 20557i bk11: 10a 20540i bk12: 6a 20559i bk13: 2a 20567i bk14: 2a 20568i bk15: 4a 20562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00136028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 34, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 170, Miss = 35, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 174, Miss = 27, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59924
	minimum = 6
	maximum = 47
Network latency average = 8.27204
	minimum = 6
	maximum = 46
Slowest packet = 1950
Flit latency average = 7.64045
	minimum = 6
	maximum = 45
Slowest flit = 4495
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0267127
	minimum = 0.0109764 (at node 14)
	maximum = 0.098102 (at node 15)
Accepted packet rate average = 0.0267127
	minimum = 0.0109764 (at node 14)
	maximum = 0.098102 (at node 15)
Injected flit rate average = 0.0516808
	minimum = 0.0182941 (at node 14)
	maximum = 0.133775 (at node 15)
Accepted flit rate average= 0.0516808
	minimum = 0.0256117 (at node 14)
	maximum = 0.187286 (at node 15)
Injected packet length average = 1.93469
Accepted packet length average = 1.93469
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 28621 (inst/sec)
gpgpu_simulation_rate = 1299 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15595
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.0238
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 211
gpu_total_sim_rate=28621
RFC_cache:
	RFC_total_cache_accesses = 21288
	RFC_total_cache_misses = 8960
	RFC_total_cache_miss_rate = 0.4209
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9574
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4932	W0_Idle:85550	W0_Scoreboard:108310	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 291 
averagemflatency = 165 
max_icnt2mem_latency = 54 
max_icnt2sh_latency = 15594 
mrq_lat_table:422 	7 	16 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1739 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1849 	171 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	525 	101 	3 	0 	0 	0 	0 	2 	9 	41 	1300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007         0       849         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 25.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 25.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 481/55 = 8.745455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        18        16         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        17        16         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        15        15         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        16        16         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        15        16         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 345
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       2538       811    none      none      none      none      none      none      none      none         264       265       261       262       268       265
dram[1]:        697       686    none      none      none      none      none      none      none      none         265       306       266       269       263       265
dram[2]:        803       592    none      none      none      none      none      none      none      none         262       264       270    none         263    none  
dram[3]:        766       607    none      none      none      none      none      none      none      none         272       268       262       264       263       268
dram[4]:        664       692    none      none      none      none      none      none      none      none         267       289       265       272       270       264
dram[5]:        650       576    none      none      none      none      none      none      none      none         263       269       262       269       268       263
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0       278       268       268       268       291       268
dram[1]:        277       272         0         0         0         0         0         0         0         0       273       279       274       273       275       268
dram[2]:        270       290         0         0         0         0         0         0         0         0       268       272       270         0       274         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       276       279       268       268       276       274
dram[4]:        272       270         0         0         0         0         0         0         0         0       285       287       273       272       273       280
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       290       268       269       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20423 n_act=11 n_pre=3 n_req=85 n_rd=124 n_write=23 bw_util=0.01428
n_activity=1315 dram_eff=0.2236
bk0: 40a 20270i bk1: 32a 20355i bk2: 0a 20581i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20586i bk8: 0a 20586i bk9: 0a 20587i bk10: 10a 20552i bk11: 6a 20561i bk12: 10a 20550i bk13: 12a 20545i bk14: 8a 20533i bk15: 6a 20557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00544112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20425 n_act=12 n_pre=4 n_req=82 n_rd=122 n_write=21 bw_util=0.01389
n_activity=1258 dram_eff=0.2273
bk0: 36a 20236i bk1: 32a 20373i bk2: 0a 20579i bk3: 0a 20582i bk4: 0a 20582i bk5: 0a 20583i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 10a 20551i bk11: 8a 20545i bk12: 8a 20554i bk13: 8a 20554i bk14: 16a 20537i bk15: 4a 20564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20448 n_act=8 n_pre=2 n_req=75 n_rd=102 n_write=24 bw_util=0.01224
n_activity=1092 dram_eff=0.2308
bk0: 34a 20314i bk1: 32a 20374i bk2: 0a 20579i bk3: 0a 20581i bk4: 0a 20583i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 6a 20562i bk11: 16a 20531i bk12: 2a 20567i bk13: 0a 20583i bk14: 12a 20540i bk15: 0a 20584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20436 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.0136
n_activity=1039 dram_eff=0.2695
bk0: 30a 20390i bk1: 30a 20345i bk2: 0a 20581i bk3: 0a 20581i bk4: 0a 20581i bk5: 0a 20582i bk6: 0a 20583i bk7: 0a 20587i bk8: 0a 20587i bk9: 0a 20589i bk10: 6a 20560i bk11: 18a 20532i bk12: 8a 20554i bk13: 6a 20553i bk14: 10a 20539i bk15: 10a 20526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00655849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20422 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01496
n_activity=1173 dram_eff=0.2626
bk0: 32a 20365i bk1: 32a 20357i bk2: 0a 20583i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20586i bk9: 0a 20586i bk10: 20a 20529i bk11: 14a 20528i bk12: 8a 20552i bk13: 2a 20564i bk14: 4a 20559i bk15: 18a 20515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00427517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20460 n_act=8 n_pre=0 n_req=69 n_rd=94 n_write=22 bw_util=0.01127
n_activity=1025 dram_eff=0.2263
bk0: 30a 20406i bk1: 32a 20376i bk2: 0a 20582i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20584i bk7: 0a 20584i bk8: 0a 20585i bk9: 0a 20586i bk10: 8a 20557i bk11: 10a 20540i bk12: 6a 20559i bk13: 2a 20567i bk14: 2a 20568i bk15: 4a 20562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00136028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 34, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 170, Miss = 35, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 174, Miss = 27, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 15595
gpu_tot_sim_insn = 343461
gpu_tot_ipc =      22.0238
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 211
gpu_total_sim_rate=28621
RFC_cache:
	RFC_total_cache_accesses = 21288
	RFC_total_cache_misses = 8960
	RFC_total_cache_miss_rate = 0.4209
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11612
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0392
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 398, Miss = 179, Miss_rate = 0.450, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314, Miss = 143, Miss_rate = 0.455, Pending_hits = 30, Reservation_fails = 0
	L1D_cache_core[2]: Access = 364, Miss = 160, Miss_rate = 0.440, Pending_hits = 31, Reservation_fails = 0
	L1D_cache_core[3]: Access = 320, Miss = 142, Miss_rate = 0.444, Pending_hits = 34, Reservation_fails = 0
	L1D_cache_core[4]: Access = 244, Miss = 108, Miss_rate = 0.443, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[5]: Access = 176, Miss = 79, Miss_rate = 0.449, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[6]: Access = 369, Miss = 171, Miss_rate = 0.463, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[7]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 124, Miss_rate = 0.440, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[9]: Access = 316, Miss = 143, Miss_rate = 0.453, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[10]: Access = 202, Miss = 91, Miss_rate = 0.450, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[11]: Access = 466, Miss = 204, Miss_rate = 0.438, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 109, Miss_rate = 0.462, Pending_hits = 23, Reservation_fails = 0
	L1D_cache_core[13]: Access = 168, Miss = 78, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 46, Miss_rate = 0.411, Pending_hits = 19, Reservation_fails = 0
	L1D_total_cache_accesses = 4199
	L1D_total_cache_misses = 1882
	L1D_total_cache_miss_rate = 0.4482
	L1D_total_cache_pending_hits = 378
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 2688
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1786
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14183
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9574
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2208
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11157
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
378, 84, 84, 162, 258, 234, 234, 290, 
gpgpu_n_tot_thrd_icount = 694528
gpgpu_n_tot_w_icount = 21704
gpgpu_n_stall_shd_mem = 3699
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 614
gpgpu_n_mem_write_global = 1352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14838
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 86016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 279
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4932	W0_Idle:85550	W0_Scoreboard:108310	W1:9850	W2:834	W3:268	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10752
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4912 {8:614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54080 {40:1352,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83504 {136:614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10816 {8:1352,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 291 
averagemflatency = 165 
max_icnt2mem_latency = 54 
max_icnt2sh_latency = 15594 
mrq_lat_table:422 	7 	16 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1739 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1849 	171 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	525 	101 	3 	0 	0 	0 	0 	2 	9 	41 	1300 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007         0       849         0 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 25.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 25.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 481/55 = 8.745455
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        18        16         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        17        16         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        15        15         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        16        16         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        15        16         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 345
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 136
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       2538       811    none      none      none      none      none      none      none      none         264       265       261       262       268       265
dram[1]:        697       686    none      none      none      none      none      none      none      none         265       306       266       269       263       265
dram[2]:        803       592    none      none      none      none      none      none      none      none         262       264       270    none         263    none  
dram[3]:        766       607    none      none      none      none      none      none      none      none         272       268       262       264       263       268
dram[4]:        664       692    none      none      none      none      none      none      none      none         267       289       265       272       270       264
dram[5]:        650       576    none      none      none      none      none      none      none      none         263       269       262       269       268       263
maximum mf latency per bank:
dram[0]:        282       277         0         0         0         0         0         0         0         0       278       268       268       268       291       268
dram[1]:        277       272         0         0         0         0         0         0         0         0       273       279       274       273       275       268
dram[2]:        270       290         0         0         0         0         0         0         0         0       268       272       270         0       274         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       276       279       268       268       276       274
dram[4]:        272       270         0         0         0         0         0         0         0         0       285       287       273       272       273       280
dram[5]:        270       270         0         0         0         0         0         0         0         0       268       290       268       269       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20423 n_act=11 n_pre=3 n_req=85 n_rd=124 n_write=23 bw_util=0.01428
n_activity=1315 dram_eff=0.2236
bk0: 40a 20270i bk1: 32a 20355i bk2: 0a 20581i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20586i bk8: 0a 20586i bk9: 0a 20587i bk10: 10a 20552i bk11: 6a 20561i bk12: 10a 20550i bk13: 12a 20545i bk14: 8a 20533i bk15: 6a 20557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00544112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20425 n_act=12 n_pre=4 n_req=82 n_rd=122 n_write=21 bw_util=0.01389
n_activity=1258 dram_eff=0.2273
bk0: 36a 20236i bk1: 32a 20373i bk2: 0a 20579i bk3: 0a 20582i bk4: 0a 20582i bk5: 0a 20583i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 10a 20551i bk11: 8a 20545i bk12: 8a 20554i bk13: 8a 20554i bk14: 16a 20537i bk15: 4a 20564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0100078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20448 n_act=8 n_pre=2 n_req=75 n_rd=102 n_write=24 bw_util=0.01224
n_activity=1092 dram_eff=0.2308
bk0: 34a 20314i bk1: 32a 20374i bk2: 0a 20579i bk3: 0a 20581i bk4: 0a 20583i bk5: 0a 20585i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20585i bk9: 0a 20587i bk10: 6a 20562i bk11: 16a 20531i bk12: 2a 20567i bk13: 0a 20583i bk14: 12a 20540i bk15: 0a 20584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0047124
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20436 n_act=8 n_pre=0 n_req=81 n_rd=118 n_write=22 bw_util=0.0136
n_activity=1039 dram_eff=0.2695
bk0: 30a 20390i bk1: 30a 20345i bk2: 0a 20581i bk3: 0a 20581i bk4: 0a 20581i bk5: 0a 20582i bk6: 0a 20583i bk7: 0a 20587i bk8: 0a 20587i bk9: 0a 20589i bk10: 6a 20560i bk11: 18a 20532i bk12: 8a 20554i bk13: 6a 20553i bk14: 10a 20539i bk15: 10a 20526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00655849
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20422 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01496
n_activity=1173 dram_eff=0.2626
bk0: 32a 20365i bk1: 32a 20357i bk2: 0a 20583i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20585i bk7: 0a 20585i bk8: 0a 20586i bk9: 0a 20586i bk10: 20a 20529i bk11: 14a 20528i bk12: 8a 20552i bk13: 2a 20564i bk14: 4a 20559i bk15: 18a 20515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00427517
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20584 n_nop=20460 n_act=8 n_pre=0 n_req=69 n_rd=94 n_write=22 bw_util=0.01127
n_activity=1025 dram_eff=0.2263
bk0: 30a 20406i bk1: 32a 20376i bk2: 0a 20582i bk3: 0a 20584i bk4: 0a 20584i bk5: 0a 20584i bk6: 0a 20584i bk7: 0a 20584i bk8: 0a 20585i bk9: 0a 20586i bk10: 8a 20557i bk11: 10a 20540i bk12: 6a 20559i bk13: 2a 20567i bk14: 2a 20568i bk15: 4a 20562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00136028

========= L2 cache stats =========
L2_cache_bank[0]: Access = 577, Miss = 34, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 170, Miss = 35, Miss_rate = 0.206, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 174, Miss = 27, Miss_rate = 0.155, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 111, Miss = 24, Miss_rate = 0.216, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 120, Miss = 32, Miss_rate = 0.267, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2056
L2_total_cache_misses = 345
L2_total_cache_miss_rate = 0.1678
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4842
icnt_total_pkts_simt_to_mem=3408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,15595)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,15595)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 16095  inst.: 452234 (ipc=217.5) sim_rate=34787 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 11:22:56 2018
GPGPU-Sim uArch: cycles simulated: 16595  inst.: 455474 (ipc=112.0) sim_rate=32533 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:22:57 2018
GPGPU-Sim uArch: cycles simulated: 17095  inst.: 462827 (ipc=79.6) sim_rate=28926 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:22:59 2018
GPGPU-Sim uArch: cycles simulated: 17595  inst.: 469940 (ipc=63.2) sim_rate=27643 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:23:00 2018
GPGPU-Sim uArch: cycles simulated: 18095  inst.: 476854 (ipc=53.4) sim_rate=26491 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 11:23:01 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(8,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 18595  inst.: 483652 (ipc=46.7) sim_rate=24182 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 11:23:03 2018
GPGPU-Sim uArch: cycles simulated: 19095  inst.: 490276 (ipc=41.9) sim_rate=23346 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:23:04 2018
GPGPU-Sim uArch: cycles simulated: 19595  inst.: 495698 (ipc=38.1) sim_rate=21552 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 11:23:06 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4401,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20095  inst.: 500752 (ipc=35.0) sim_rate=20864 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:23:07 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4677,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4722,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4815,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4827,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4914,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4953,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4971,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4980,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20595  inst.: 504490 (ipc=32.2) sim_rate=19403 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:23:09 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5096,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5280,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5529,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5618,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5677,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5752,15595), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6320,15595), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
Destroy streams for kernel 4: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 6321
gpu_sim_insn = 164389
gpu_ipc =      26.0068
gpu_tot_sim_cycle = 21916
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.1726
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 1642
gpu_total_sim_rate=18809
RFC_cache:
	RFC_total_cache_accesses = 57439
	RFC_total_cache_misses = 25895
	RFC_total_cache_miss_rate = 0.4508
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 53, Reservation_fails = 1560
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1024
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1382
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 56, Reservation_fails = 2422
	L1D_cache_core[4]: Access = 1902, Miss = 773, Miss_rate = 0.406, Pending_hits = 81, Reservation_fails = 2574
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 49, Reservation_fails = 1628
	L1D_cache_core[6]: Access = 1345, Miss = 584, Miss_rate = 0.434, Pending_hits = 50, Reservation_fails = 2109
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 43, Reservation_fails = 1551
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 48, Reservation_fails = 1674
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 45, Reservation_fails = 1775
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 46, Reservation_fails = 1785
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1942
	L1D_cache_core[12]: Access = 1071, Miss = 444, Miss_rate = 0.415, Pending_hits = 49, Reservation_fails = 1450
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1730
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2190
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7489
	L1D_total_cache_miss_rate = 0.4170
	L1D_total_cache_pending_hits = 777
	L1D_total_cache_reservation_fails = 26796
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2492
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 35554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1585
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47436	W0_Idle:94433	W0_Scoreboard:180653	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12680 {8:1585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215560 {136:1585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 578 
averagemflatency = 249 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 21915 
mrq_lat_table:644 	37 	58 	78 	57 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3849 	3939 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2882 	551 	498 	715 	2613 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1004 	489 	105 	2 	0 	0 	0 	2 	9 	41 	1544 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 941/57 = 16.508772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        18        16         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        17        16         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        16        16         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        16        16         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        16        16         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      15755      4095    none      none      none      none      none      none      none      none         329       353       302       319       367       321
dram[1]:       4732      4020    none      none      none      none      none      none      none      none         336       369       290       303       316       331
dram[2]:       4483      3634    none      none      none      none      none      none      none      none         299       369       311       309       323       361
dram[3]:       4767      3680    none      none      none      none      none      none      none      none         332       325       288       341       316       346
dram[4]:       3703      3633    none      none      none      none      none      none      none      none         327       334       299       334       353       323
dram[5]:       3504      3991    none      none      none      none      none      none      none      none         312       335       345       341       368       350
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       323       351       411       422       488       372
dram[1]:        500       461         0         0         0         0         0         0         0         0       330       362       520       302       478       378
dram[2]:        542       453         0         0         0         0         0         0         0         0       320       382       521       348       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       346       365       519       449       347       438
dram[4]:        494       497         0         0         0         0         0         0         0         0       319       315       474       432       331       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       327       337       473       546       453       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28622 n_act=11 n_pre=3 n_req=157 n_rd=268 n_write=23 bw_util=0.02012
n_activity=1826 dram_eff=0.3187
bk0: 40a 28613i bk1: 32a 28698i bk2: 0a 28924i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28930i bk10: 40a 28811i bk11: 34a 28739i bk12: 34a 28828i bk13: 30a 28827i bk14: 30a 28734i bk15: 28a 28718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28628 n_act=12 n_pre=4 n_req=152 n_rd=262 n_write=21 bw_util=0.01957
n_activity=1741 dram_eff=0.3251
bk0: 36a 28579i bk1: 32a 28716i bk2: 0a 28922i bk3: 0a 28925i bk4: 0a 28925i bk5: 0a 28926i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28928i bk9: 0a 28930i bk10: 34a 28825i bk11: 34a 28751i bk12: 36a 28802i bk13: 26a 28763i bk14: 38a 28709i bk15: 26a 28663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0677913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28615 n_act=10 n_pre=2 n_req=162 n_rd=276 n_write=24 bw_util=0.02074
n_activity=1742 dram_eff=0.3444
bk0: 34a 28655i bk1: 32a 28716i bk2: 0a 28921i bk3: 0a 28923i bk4: 0a 28925i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28931i bk10: 34a 28817i bk11: 40a 28729i bk12: 38a 28802i bk13: 30a 28762i bk14: 40a 28659i bk15: 28a 28611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0637812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28617 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02088
n_activity=1697 dram_eff=0.3559
bk0: 32a 28718i bk1: 32a 28673i bk2: 0a 28924i bk3: 0a 28924i bk4: 0a 28924i bk5: 0a 28925i bk6: 0a 28926i bk7: 0a 28930i bk8: 0a 28930i bk9: 0a 28932i bk10: 36a 28810i bk11: 42a 28733i bk12: 40a 28805i bk13: 30a 28793i bk14: 32a 28722i bk15: 34a 28672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0474643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28641 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01922
n_activity=1695 dram_eff=0.328
bk0: 32a 28708i bk1: 32a 28700i bk2: 0a 28926i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28929i bk9: 0a 28929i bk10: 36a 28828i bk11: 38a 28769i bk12: 24a 28846i bk13: 22a 28832i bk14: 30a 28766i bk15: 40a 28706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28632 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01984
n_activity=1704 dram_eff=0.3369
bk0: 32a 28732i bk1: 32a 28719i bk2: 0a 28925i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28927i bk7: 0a 28927i bk8: 0a 28928i bk9: 0a 28929i bk10: 38a 28820i bk11: 38a 28745i bk12: 38a 28812i bk13: 36a 28750i bk14: 28a 28683i bk15: 20a 28696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0420369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2013, Miss = 72, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 532, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 72, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 627, Miss = 73, Miss_rate = 0.116, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 483, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 505, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 506, Miss = 61, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 476, Miss = 68, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7872
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14542
icnt_total_pkts_simt_to_mem=14081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 41.8352
	minimum = 6
	maximum = 274
Network latency average = 24.3487
	minimum = 6
	maximum = 176
Slowest packet = 4281
Flit latency average = 25.4851
	minimum = 6
	maximum = 175
Slowest flit = 24476
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0681561
	minimum = 0.047619 (at node 1)
	maximum = 0.227179 (at node 15)
Accepted packet rate average = 0.0681561
	minimum = 0.047619 (at node 1)
	maximum = 0.227179 (at node 15)
Injected flit rate average = 0.119373
	minimum = 0.087328 (at node 1)
	maximum = 0.275273 (at node 15)
Accepted flit rate average= 0.119373
	minimum = 0.0791014 (at node 2)
	maximum = 0.44281 (at node 15)
Injected packet length average = 1.75146
Accepted packet length average = 1.75146
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 18809 (inst/sec)
gpgpu_simulation_rate = 811 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21916
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.1726
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 1642
gpu_total_sim_rate=18809
RFC_cache:
	RFC_total_cache_accesses = 57439
	RFC_total_cache_misses = 25895
	RFC_total_cache_miss_rate = 0.4508
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 53, Reservation_fails = 1560
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1024
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1382
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 56, Reservation_fails = 2422
	L1D_cache_core[4]: Access = 1902, Miss = 773, Miss_rate = 0.406, Pending_hits = 81, Reservation_fails = 2574
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 49, Reservation_fails = 1628
	L1D_cache_core[6]: Access = 1345, Miss = 584, Miss_rate = 0.434, Pending_hits = 50, Reservation_fails = 2109
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 43, Reservation_fails = 1551
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 48, Reservation_fails = 1674
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 45, Reservation_fails = 1775
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 46, Reservation_fails = 1785
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1942
	L1D_cache_core[12]: Access = 1071, Miss = 444, Miss_rate = 0.415, Pending_hits = 49, Reservation_fails = 1450
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1730
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2190
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7489
	L1D_total_cache_miss_rate = 0.4170
	L1D_total_cache_pending_hits = 777
	L1D_total_cache_reservation_fails = 26796
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2492
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 35554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1585
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47436	W0_Idle:94433	W0_Scoreboard:180653	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12680 {8:1585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215560 {136:1585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 578 
averagemflatency = 248 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 21915 
mrq_lat_table:644 	37 	58 	78 	57 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3849 	3939 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2882 	551 	498 	715 	2613 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1004 	489 	105 	2 	0 	0 	0 	2 	9 	41 	1544 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 941/57 = 16.508772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        18        16         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        17        16         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        16        16         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        16        16         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        16        16         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      15755      4095    none      none      none      none      none      none      none      none         329       353       302       319       367       321
dram[1]:       4732      4020    none      none      none      none      none      none      none      none         336       369       290       303       316       331
dram[2]:       4483      3634    none      none      none      none      none      none      none      none         299       369       311       309       323       361
dram[3]:       4767      3680    none      none      none      none      none      none      none      none         332       325       288       341       316       346
dram[4]:       3703      3633    none      none      none      none      none      none      none      none         327       334       299       334       353       323
dram[5]:       3504      3991    none      none      none      none      none      none      none      none         312       335       345       341       368       350
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       323       351       411       422       488       372
dram[1]:        500       461         0         0         0         0         0         0         0         0       330       362       520       302       478       378
dram[2]:        542       453         0         0         0         0         0         0         0         0       320       382       521       348       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       346       365       519       449       347       438
dram[4]:        494       497         0         0         0         0         0         0         0         0       319       315       474       432       331       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       327       337       473       546       453       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28622 n_act=11 n_pre=3 n_req=157 n_rd=268 n_write=23 bw_util=0.02012
n_activity=1826 dram_eff=0.3187
bk0: 40a 28613i bk1: 32a 28698i bk2: 0a 28924i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28930i bk10: 40a 28811i bk11: 34a 28739i bk12: 34a 28828i bk13: 30a 28827i bk14: 30a 28734i bk15: 28a 28718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28628 n_act=12 n_pre=4 n_req=152 n_rd=262 n_write=21 bw_util=0.01957
n_activity=1741 dram_eff=0.3251
bk0: 36a 28579i bk1: 32a 28716i bk2: 0a 28922i bk3: 0a 28925i bk4: 0a 28925i bk5: 0a 28926i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28928i bk9: 0a 28930i bk10: 34a 28825i bk11: 34a 28751i bk12: 36a 28802i bk13: 26a 28763i bk14: 38a 28709i bk15: 26a 28663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0677913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28615 n_act=10 n_pre=2 n_req=162 n_rd=276 n_write=24 bw_util=0.02074
n_activity=1742 dram_eff=0.3444
bk0: 34a 28655i bk1: 32a 28716i bk2: 0a 28921i bk3: 0a 28923i bk4: 0a 28925i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28931i bk10: 34a 28817i bk11: 40a 28729i bk12: 38a 28802i bk13: 30a 28762i bk14: 40a 28659i bk15: 28a 28611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0637812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28617 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02088
n_activity=1697 dram_eff=0.3559
bk0: 32a 28718i bk1: 32a 28673i bk2: 0a 28924i bk3: 0a 28924i bk4: 0a 28924i bk5: 0a 28925i bk6: 0a 28926i bk7: 0a 28930i bk8: 0a 28930i bk9: 0a 28932i bk10: 36a 28810i bk11: 42a 28733i bk12: 40a 28805i bk13: 30a 28793i bk14: 32a 28722i bk15: 34a 28672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0474643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28641 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01922
n_activity=1695 dram_eff=0.328
bk0: 32a 28708i bk1: 32a 28700i bk2: 0a 28926i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28929i bk9: 0a 28929i bk10: 36a 28828i bk11: 38a 28769i bk12: 24a 28846i bk13: 22a 28832i bk14: 30a 28766i bk15: 40a 28706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28632 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01984
n_activity=1704 dram_eff=0.3369
bk0: 32a 28732i bk1: 32a 28719i bk2: 0a 28925i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28927i bk7: 0a 28927i bk8: 0a 28928i bk9: 0a 28929i bk10: 38a 28820i bk11: 38a 28745i bk12: 38a 28812i bk13: 36a 28750i bk14: 28a 28683i bk15: 20a 28696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0420369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2013, Miss = 72, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 532, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 72, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 627, Miss = 73, Miss_rate = 0.116, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 483, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 505, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 506, Miss = 61, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 476, Miss = 68, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7872
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14542
icnt_total_pkts_simt_to_mem=14081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 21916
gpu_tot_sim_insn = 507850
gpu_tot_ipc =      23.1726
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 371
gpu_stall_icnt2sh    = 1642
gpu_total_sim_rate=18809
RFC_cache:
	RFC_total_cache_accesses = 57439
	RFC_total_cache_misses = 25895
	RFC_total_cache_miss_rate = 0.4508
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 27555
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0165
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1127, Miss = 469, Miss_rate = 0.416, Pending_hits = 53, Reservation_fails = 1560
	L1D_cache_core[1]: Access = 1074, Miss = 430, Miss_rate = 0.400, Pending_hits = 52, Reservation_fails = 1024
	L1D_cache_core[2]: Access = 1140, Miss = 465, Miss_rate = 0.408, Pending_hits = 50, Reservation_fails = 1382
	L1D_cache_core[3]: Access = 1389, Miss = 578, Miss_rate = 0.416, Pending_hits = 56, Reservation_fails = 2422
	L1D_cache_core[4]: Access = 1902, Miss = 773, Miss_rate = 0.406, Pending_hits = 81, Reservation_fails = 2574
	L1D_cache_core[5]: Access = 1083, Miss = 445, Miss_rate = 0.411, Pending_hits = 49, Reservation_fails = 1628
	L1D_cache_core[6]: Access = 1345, Miss = 584, Miss_rate = 0.434, Pending_hits = 50, Reservation_fails = 2109
	L1D_cache_core[7]: Access = 1135, Miss = 477, Miss_rate = 0.420, Pending_hits = 43, Reservation_fails = 1551
	L1D_cache_core[8]: Access = 1137, Miss = 472, Miss_rate = 0.415, Pending_hits = 48, Reservation_fails = 1674
	L1D_cache_core[9]: Access = 1067, Miss = 453, Miss_rate = 0.425, Pending_hits = 45, Reservation_fails = 1775
	L1D_cache_core[10]: Access = 1170, Miss = 499, Miss_rate = 0.426, Pending_hits = 46, Reservation_fails = 1785
	L1D_cache_core[11]: Access = 1265, Miss = 521, Miss_rate = 0.412, Pending_hits = 55, Reservation_fails = 1942
	L1D_cache_core[12]: Access = 1071, Miss = 444, Miss_rate = 0.415, Pending_hits = 49, Reservation_fails = 1450
	L1D_cache_core[13]: Access = 961, Miss = 412, Miss_rate = 0.429, Pending_hits = 50, Reservation_fails = 1730
	L1D_cache_core[14]: Access = 1092, Miss = 467, Miss_rate = 0.428, Pending_hits = 50, Reservation_fails = 2190
	L1D_total_cache_accesses = 17958
	L1D_total_cache_misses = 7489
	L1D_total_cache_miss_rate = 0.4170
	L1D_total_cache_pending_hits = 777
	L1D_total_cache_reservation_fails = 26796
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1339
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2492
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3104
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27100
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
564, 318, 334, 190, 508, 420, 396, 572, 
gpgpu_n_tot_thrd_icount = 1650048
gpgpu_n_tot_w_icount = 51564
gpgpu_n_stall_shd_mem = 35554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1585
gpgpu_n_mem_write_global = 6197
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 30761
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32134
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47436	W0_Idle:94433	W0_Scoreboard:180653	W1:20182	W2:7774	W3:5442	W4:2510	W5:1054	W6:266	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12680 {8:1585,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 248264 {40:6191,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 215560 {136:1585,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49576 {8:6197,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 578 
averagemflatency = 248 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 21915 
mrq_lat_table:644 	37 	58 	78 	57 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3849 	3939 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2882 	551 	498 	715 	2613 	613 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1004 	489 	105 	2 	0 	0 	0 	2 	9 	41 	1544 	4601 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 941/57 = 16.508772
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        18        16         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        17        16         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        16        16         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        16        16         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        16        16         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 800
min_bank_accesses = 0!
chip skew: 139/127 = 1.09
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      15755      4095    none      none      none      none      none      none      none      none         329       353       302       319       367       321
dram[1]:       4732      4020    none      none      none      none      none      none      none      none         336       369       290       303       316       331
dram[2]:       4483      3634    none      none      none      none      none      none      none      none         299       369       311       309       323       361
dram[3]:       4767      3680    none      none      none      none      none      none      none      none         332       325       288       341       316       346
dram[4]:       3703      3633    none      none      none      none      none      none      none      none         327       334       299       334       353       323
dram[5]:       3504      3991    none      none      none      none      none      none      none      none         312       335       345       341       368       350
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       323       351       411       422       488       372
dram[1]:        500       461         0         0         0         0         0         0         0         0       330       362       520       302       478       378
dram[2]:        542       453         0         0         0         0         0         0         0         0       320       382       521       348       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       346       365       519       449       347       438
dram[4]:        494       497         0         0         0         0         0         0         0         0       319       315       474       432       331       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       327       337       473       546       453       401

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28622 n_act=11 n_pre=3 n_req=157 n_rd=268 n_write=23 bw_util=0.02012
n_activity=1826 dram_eff=0.3187
bk0: 40a 28613i bk1: 32a 28698i bk2: 0a 28924i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28930i bk10: 40a 28811i bk11: 34a 28739i bk12: 34a 28828i bk13: 30a 28827i bk14: 30a 28734i bk15: 28a 28718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28628 n_act=12 n_pre=4 n_req=152 n_rd=262 n_write=21 bw_util=0.01957
n_activity=1741 dram_eff=0.3251
bk0: 36a 28579i bk1: 32a 28716i bk2: 0a 28922i bk3: 0a 28925i bk4: 0a 28925i bk5: 0a 28926i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28928i bk9: 0a 28930i bk10: 34a 28825i bk11: 34a 28751i bk12: 36a 28802i bk13: 26a 28763i bk14: 38a 28709i bk15: 26a 28663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0677913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28615 n_act=10 n_pre=2 n_req=162 n_rd=276 n_write=24 bw_util=0.02074
n_activity=1742 dram_eff=0.3444
bk0: 34a 28655i bk1: 32a 28716i bk2: 0a 28921i bk3: 0a 28923i bk4: 0a 28925i bk5: 0a 28928i bk6: 0a 28928i bk7: 0a 28929i bk8: 0a 28929i bk9: 0a 28931i bk10: 34a 28817i bk11: 40a 28729i bk12: 38a 28802i bk13: 30a 28762i bk14: 40a 28659i bk15: 28a 28611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0637812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28617 n_act=8 n_pre=0 n_req=163 n_rd=278 n_write=24 bw_util=0.02088
n_activity=1697 dram_eff=0.3559
bk0: 32a 28718i bk1: 32a 28673i bk2: 0a 28924i bk3: 0a 28924i bk4: 0a 28924i bk5: 0a 28925i bk6: 0a 28926i bk7: 0a 28930i bk8: 0a 28930i bk9: 0a 28932i bk10: 36a 28810i bk11: 42a 28733i bk12: 40a 28805i bk13: 30a 28793i bk14: 32a 28722i bk15: 34a 28672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0474643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28641 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01922
n_activity=1695 dram_eff=0.328
bk0: 32a 28708i bk1: 32a 28700i bk2: 0a 28926i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28928i bk7: 0a 28928i bk8: 0a 28929i bk9: 0a 28929i bk10: 36a 28828i bk11: 38a 28769i bk12: 24a 28846i bk13: 22a 28832i bk14: 30a 28766i bk15: 40a 28706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0194628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28927 n_nop=28632 n_act=8 n_pre=0 n_req=156 n_rd=262 n_write=25 bw_util=0.01984
n_activity=1704 dram_eff=0.3369
bk0: 32a 28732i bk1: 32a 28719i bk2: 0a 28925i bk3: 0a 28927i bk4: 0a 28927i bk5: 0a 28927i bk6: 0a 28927i bk7: 0a 28927i bk8: 0a 28928i bk9: 0a 28929i bk10: 38a 28820i bk11: 38a 28745i bk12: 38a 28812i bk13: 36a 28750i bk14: 28a 28683i bk15: 20a 28696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0420369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2013, Miss = 72, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 532, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 636, Miss = 72, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 500, Miss = 59, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 627, Miss = 73, Miss_rate = 0.116, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 483, Miss = 65, Miss_rate = 0.135, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 595, Miss = 70, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 505, Miss = 69, Miss_rate = 0.137, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 506, Miss = 61, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 476, Miss = 68, Miss_rate = 0.143, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 515, Miss = 63, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7872
L2_total_cache_misses = 800
L2_total_cache_miss_rate = 0.1016
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 917
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=14542
icnt_total_pkts_simt_to_mem=14081
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21916)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21916)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 22416  inst.: 624107 (ipc=232.5) sim_rate=21520 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 11:23:12 2018
GPGPU-Sim uArch: cycles simulated: 22916  inst.: 635684 (ipc=127.8) sim_rate=20505 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:23:14 2018
GPGPU-Sim uArch: cycles simulated: 23416  inst.: 650176 (ipc=94.9) sim_rate=20318 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 11:23:15 2018
GPGPU-Sim uArch: cycles simulated: 23916  inst.: 665355 (ipc=78.8) sim_rate=19569 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:23:17 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(14,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 24416  inst.: 681812 (ipc=69.6) sim_rate=18939 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 11:23:19 2018
GPGPU-Sim uArch: cycles simulated: 24916  inst.: 699511 (ipc=63.9) sim_rate=18408 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:23:21 2018
GPGPU-Sim uArch: cycles simulated: 25416  inst.: 716206 (ipc=59.5) sim_rate=17905 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 14 11:23:23 2018
GPGPU-Sim uArch: cycles simulated: 25916  inst.: 731381 (ipc=55.9) sim_rate=17413 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:23:25 2018
GPGPU-Sim uArch: cycles simulated: 26416  inst.: 745154 (ipc=52.7) sim_rate=16935 (inst/sec) elapsed = 0:0:00:44 / Sat Apr 14 11:23:27 2018
GPGPU-Sim uArch: cycles simulated: 26916  inst.: 757934 (ipc=50.0) sim_rate=16476 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 11:23:29 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 27416  inst.: 769585 (ipc=47.6) sim_rate=16033 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 11:23:31 2018
GPGPU-Sim uArch: cycles simulated: 27916  inst.: 781167 (ipc=45.6) sim_rate=15623 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 11:23:33 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6425,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 28416  inst.: 790276 (ipc=43.5) sim_rate=15197 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 11:23:35 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6514,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6586,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6610,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 28916  inst.: 799040 (ipc=41.6) sim_rate=14797 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 11:23:37 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7061,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7160,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29416  inst.: 805168 (ipc=39.6) sim_rate=14639 (inst/sec) elapsed = 0:0:00:55 / Sat Apr 14 11:23:38 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7832,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7944,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7988,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 29916  inst.: 809284 (ipc=37.7) sim_rate=14197 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 14 11:23:40 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8081,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8173,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8228,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8827,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8836,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30916  inst.: 814002 (ipc=34.0) sim_rate=14034 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:23:41 2018
GPGPU-Sim uArch: cycles simulated: 32416  inst.: 818880 (ipc=29.6) sim_rate=13879 (inst/sec) elapsed = 0:0:00:59 / Sat Apr 14 11:23:42 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11506,21916), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11849,21916), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11850
gpu_sim_insn = 312949
gpu_ipc =      26.4092
gpu_tot_sim_cycle = 33766
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.3084
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1639
gpu_stall_icnt2sh    = 11138
gpu_total_sim_rate=13911
RFC_cache:
	RFC_total_cache_accesses = 103972
	RFC_total_cache_misses = 47449
	RFC_total_cache_miss_rate = 0.4564
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1153, Miss_rate = 0.383, Pending_hits = 87, Reservation_fails = 4163
	L1D_cache_core[1]: Access = 3260, Miss = 1353, Miss_rate = 0.415, Pending_hits = 130, Reservation_fails = 3746
	L1D_cache_core[2]: Access = 2962, Miss = 1144, Miss_rate = 0.386, Pending_hits = 96, Reservation_fails = 3619
	L1D_cache_core[3]: Access = 3338, Miss = 1300, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5799
	L1D_cache_core[4]: Access = 3752, Miss = 1437, Miss_rate = 0.383, Pending_hits = 112, Reservation_fails = 5564
	L1D_cache_core[5]: Access = 5250, Miss = 2446, Miss_rate = 0.466, Pending_hits = 324, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 98, Reservation_fails = 5891
	L1D_cache_core[7]: Access = 3284, Miss = 1247, Miss_rate = 0.380, Pending_hits = 75, Reservation_fails = 4999
	L1D_cache_core[8]: Access = 3077, Miss = 1240, Miss_rate = 0.403, Pending_hits = 116, Reservation_fails = 4228
	L1D_cache_core[9]: Access = 3381, Miss = 1390, Miss_rate = 0.411, Pending_hits = 122, Reservation_fails = 4923
	L1D_cache_core[10]: Access = 3251, Miss = 1244, Miss_rate = 0.383, Pending_hits = 86, Reservation_fails = 5401
	L1D_cache_core[11]: Access = 3181, Miss = 1192, Miss_rate = 0.375, Pending_hits = 91, Reservation_fails = 4435
	L1D_cache_core[12]: Access = 3104, Miss = 1246, Miss_rate = 0.401, Pending_hits = 102, Reservation_fails = 4788
	L1D_cache_core[13]: Access = 3009, Miss = 1235, Miss_rate = 0.410, Pending_hits = 111, Reservation_fails = 4134
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 94, Reservation_fails = 4932
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20240
	L1D_total_cache_miss_rate = 0.4003
	L1D_total_cache_pending_hits = 1727
	L1D_total_cache_reservation_fails = 73107
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 103153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4053
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134171	W0_Idle:107994	W0_Scoreboard:278527	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32424 {8:4053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 551208 {136:4053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 247 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 33692 
mrq_lat_table:919 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11456 	9440 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4484 	1676 	2157 	5511 	6476 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1635 	1609 	716 	99 	9 	0 	0 	2 	9 	41 	1544 	15193 	67 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1355/57 = 23.771931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1214
min_bank_accesses = 0!
chip skew: 205/201 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      34666     10170    none      none      none      none      none      none      none      none         704       826       577       683       629       639
dram[1]:      13048     10304    none      none      none      none      none      none      none      none         616       772       551       765       682       769
dram[2]:      12552     10414    none      none      none      none      none      none      none      none         637       906       579       580       646       574
dram[3]:      13680     10050    none      none      none      none      none      none      none      none         685       855       676       648       741       586
dram[4]:       9831     10725    none      none      none      none      none      none      none      none         789       825       508       597       589       516
dram[5]:       9772     10652    none      none      none      none      none      none      none      none         826       880       645       657       597       607
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       411       455       488       502
dram[1]:        500       461         0         0         0         0         0         0         0         0       343       512       520       519       478       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       424       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       432       404       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       440

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44121 n_act=11 n_pre=3 n_req=228 n_rd=410 n_write=23 bw_util=0.01943
n_activity=2368 dram_eff=0.3657
bk0: 40a 44254i bk1: 32a 44339i bk2: 0a 44565i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44571i bk10: 40a 44452i bk11: 44a 44357i bk12: 64a 44372i bk13: 64a 44315i bk14: 64a 44195i bk15: 62a 44084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0398268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44125 n_act=12 n_pre=4 n_req=224 n_rd=406 n_write=21 bw_util=0.01916
n_activity=2353 dram_eff=0.3629
bk0: 36a 44220i bk1: 32a 44357i bk2: 0a 44563i bk3: 0a 44566i bk4: 0a 44566i bk5: 0a 44567i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44569i bk9: 0a 44571i bk10: 40a 44450i bk11: 44a 44370i bk12: 64a 44369i bk13: 64a 44301i bk14: 64a 44233i bk15: 62a 44132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0547029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=10 n_pre=2 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2326 dram_eff=0.3663
bk0: 34a 44296i bk1: 32a 44357i bk2: 0a 44562i bk3: 0a 44564i bk4: 0a 44566i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44572i bk10: 40a 44444i bk11: 44a 44362i bk12: 64a 44372i bk13: 64a 44299i bk14: 62a 44206i bk15: 62a 44077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0459298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44134 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2307 dram_eff=0.3693
bk0: 32a 44359i bk1: 32a 44314i bk2: 0a 44565i bk3: 0a 44565i bk4: 0a 44565i bk5: 0a 44566i bk6: 0a 44567i bk7: 0a 44571i bk8: 0a 44571i bk9: 0a 44573i bk10: 40a 44443i bk11: 44a 44370i bk12: 64a 44383i bk13: 64a 44337i bk14: 62a 44234i bk15: 64a 44138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0378074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.0193
n_activity=2394 dram_eff=0.3592
bk0: 32a 44349i bk1: 32a 44341i bk2: 0a 44567i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44570i bk9: 0a 44570i bk10: 44a 44451i bk11: 44a 44397i bk12: 64a 44384i bk13: 64a 44362i bk14: 62a 44260i bk15: 64a 44168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44133 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01916
n_activity=2303 dram_eff=0.3708
bk0: 32a 44373i bk1: 32a 44360i bk2: 0a 44566i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44568i bk7: 0a 44568i bk8: 0a 44569i bk9: 0a 44570i bk10: 44a 44449i bk11: 44a 44368i bk12: 64a 44376i bk13: 62a 44303i bk14: 62a 44156i bk15: 62a 44127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0409935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4397, Miss = 104, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1389, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1357, Miss = 101, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1767, Miss = 100, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1433, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1387, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1400, Miss = 101, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20999
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0578
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37541
icnt_total_pkts_simt_to_mem=38008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 35.3593
	minimum = 6
	maximum = 221
Network latency average = 21.9268
	minimum = 6
	maximum = 179
Slowest packet = 16970
Flit latency average = 21.7585
	minimum = 6
	maximum = 175
Slowest flit = 71567
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0820566
	minimum = 0.0583966 (at node 4)
	maximum = 0.201181 (at node 15)
Accepted packet rate average = 0.0820566
	minimum = 0.0583966 (at node 4)
	maximum = 0.201181 (at node 15)
Injected flit rate average = 0.146667
	minimum = 0.108017 (at node 2)
	maximum = 0.288861 (at node 5)
Accepted flit rate average= 0.146667
	minimum = 0.0870042 (at node 11)
	maximum = 0.40616 (at node 5)
Injected packet length average = 1.78738
Accepted packet length average = 1.78738
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 59 sec (59 sec)
gpgpu_simulation_rate = 13911 (inst/sec)
gpgpu_simulation_rate = 572 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33766
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.3084
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1639
gpu_stall_icnt2sh    = 11138
gpu_total_sim_rate=13911
RFC_cache:
	RFC_total_cache_accesses = 103972
	RFC_total_cache_misses = 47449
	RFC_total_cache_miss_rate = 0.4564
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1153, Miss_rate = 0.383, Pending_hits = 87, Reservation_fails = 4163
	L1D_cache_core[1]: Access = 3260, Miss = 1353, Miss_rate = 0.415, Pending_hits = 130, Reservation_fails = 3746
	L1D_cache_core[2]: Access = 2962, Miss = 1144, Miss_rate = 0.386, Pending_hits = 96, Reservation_fails = 3619
	L1D_cache_core[3]: Access = 3338, Miss = 1300, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5799
	L1D_cache_core[4]: Access = 3752, Miss = 1437, Miss_rate = 0.383, Pending_hits = 112, Reservation_fails = 5564
	L1D_cache_core[5]: Access = 5250, Miss = 2446, Miss_rate = 0.466, Pending_hits = 324, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 98, Reservation_fails = 5891
	L1D_cache_core[7]: Access = 3284, Miss = 1247, Miss_rate = 0.380, Pending_hits = 75, Reservation_fails = 4999
	L1D_cache_core[8]: Access = 3077, Miss = 1240, Miss_rate = 0.403, Pending_hits = 116, Reservation_fails = 4228
	L1D_cache_core[9]: Access = 3381, Miss = 1390, Miss_rate = 0.411, Pending_hits = 122, Reservation_fails = 4923
	L1D_cache_core[10]: Access = 3251, Miss = 1244, Miss_rate = 0.383, Pending_hits = 86, Reservation_fails = 5401
	L1D_cache_core[11]: Access = 3181, Miss = 1192, Miss_rate = 0.375, Pending_hits = 91, Reservation_fails = 4435
	L1D_cache_core[12]: Access = 3104, Miss = 1246, Miss_rate = 0.401, Pending_hits = 102, Reservation_fails = 4788
	L1D_cache_core[13]: Access = 3009, Miss = 1235, Miss_rate = 0.410, Pending_hits = 111, Reservation_fails = 4134
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 94, Reservation_fails = 4932
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20240
	L1D_total_cache_miss_rate = 0.4003
	L1D_total_cache_pending_hits = 1727
	L1D_total_cache_reservation_fails = 73107
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 103153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4053
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134171	W0_Idle:107994	W0_Scoreboard:278527	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32424 {8:4053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 551208 {136:4053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 247 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 33692 
mrq_lat_table:919 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11456 	9440 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4484 	1676 	2157 	5511 	6476 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1635 	1609 	716 	99 	9 	0 	0 	2 	9 	41 	1544 	15193 	67 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1355/57 = 23.771931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1214
min_bank_accesses = 0!
chip skew: 205/201 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      34666     10170    none      none      none      none      none      none      none      none         704       826       577       683       629       639
dram[1]:      13048     10304    none      none      none      none      none      none      none      none         616       772       551       765       682       769
dram[2]:      12552     10414    none      none      none      none      none      none      none      none         637       906       579       580       646       574
dram[3]:      13680     10050    none      none      none      none      none      none      none      none         685       855       676       648       741       586
dram[4]:       9831     10725    none      none      none      none      none      none      none      none         789       825       508       597       589       516
dram[5]:       9772     10652    none      none      none      none      none      none      none      none         826       880       645       657       597       607
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       411       455       488       502
dram[1]:        500       461         0         0         0         0         0         0         0         0       343       512       520       519       478       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       424       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       432       404       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       440

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44121 n_act=11 n_pre=3 n_req=228 n_rd=410 n_write=23 bw_util=0.01943
n_activity=2368 dram_eff=0.3657
bk0: 40a 44254i bk1: 32a 44339i bk2: 0a 44565i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44571i bk10: 40a 44452i bk11: 44a 44357i bk12: 64a 44372i bk13: 64a 44315i bk14: 64a 44195i bk15: 62a 44084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0398268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44125 n_act=12 n_pre=4 n_req=224 n_rd=406 n_write=21 bw_util=0.01916
n_activity=2353 dram_eff=0.3629
bk0: 36a 44220i bk1: 32a 44357i bk2: 0a 44563i bk3: 0a 44566i bk4: 0a 44566i bk5: 0a 44567i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44569i bk9: 0a 44571i bk10: 40a 44450i bk11: 44a 44370i bk12: 64a 44369i bk13: 64a 44301i bk14: 64a 44233i bk15: 62a 44132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0547029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=10 n_pre=2 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2326 dram_eff=0.3663
bk0: 34a 44296i bk1: 32a 44357i bk2: 0a 44562i bk3: 0a 44564i bk4: 0a 44566i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44572i bk10: 40a 44444i bk11: 44a 44362i bk12: 64a 44372i bk13: 64a 44299i bk14: 62a 44206i bk15: 62a 44077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0459298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44134 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2307 dram_eff=0.3693
bk0: 32a 44359i bk1: 32a 44314i bk2: 0a 44565i bk3: 0a 44565i bk4: 0a 44565i bk5: 0a 44566i bk6: 0a 44567i bk7: 0a 44571i bk8: 0a 44571i bk9: 0a 44573i bk10: 40a 44443i bk11: 44a 44370i bk12: 64a 44383i bk13: 64a 44337i bk14: 62a 44234i bk15: 64a 44138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0378074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.0193
n_activity=2394 dram_eff=0.3592
bk0: 32a 44349i bk1: 32a 44341i bk2: 0a 44567i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44570i bk9: 0a 44570i bk10: 44a 44451i bk11: 44a 44397i bk12: 64a 44384i bk13: 64a 44362i bk14: 62a 44260i bk15: 64a 44168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44133 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01916
n_activity=2303 dram_eff=0.3708
bk0: 32a 44373i bk1: 32a 44360i bk2: 0a 44566i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44568i bk7: 0a 44568i bk8: 0a 44569i bk9: 0a 44570i bk10: 44a 44449i bk11: 44a 44368i bk12: 64a 44376i bk13: 62a 44303i bk14: 62a 44156i bk15: 62a 44127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0409935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4397, Miss = 104, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1389, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1357, Miss = 101, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1767, Miss = 100, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1433, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1387, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1400, Miss = 101, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20999
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0578
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37541
icnt_total_pkts_simt_to_mem=38008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 33766
gpu_tot_sim_insn = 820799
gpu_tot_ipc =      24.3084
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 1639
gpu_stall_icnt2sh    = 11138
gpu_total_sim_rate=13911
RFC_cache:
	RFC_total_cache_accesses = 103972
	RFC_total_cache_misses = 47449
	RFC_total_cache_miss_rate = 0.4564
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 48062
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3008, Miss = 1153, Miss_rate = 0.383, Pending_hits = 87, Reservation_fails = 4163
	L1D_cache_core[1]: Access = 3260, Miss = 1353, Miss_rate = 0.415, Pending_hits = 130, Reservation_fails = 3746
	L1D_cache_core[2]: Access = 2962, Miss = 1144, Miss_rate = 0.386, Pending_hits = 96, Reservation_fails = 3619
	L1D_cache_core[3]: Access = 3338, Miss = 1300, Miss_rate = 0.389, Pending_hits = 83, Reservation_fails = 5799
	L1D_cache_core[4]: Access = 3752, Miss = 1437, Miss_rate = 0.383, Pending_hits = 112, Reservation_fails = 5564
	L1D_cache_core[5]: Access = 5250, Miss = 2446, Miss_rate = 0.466, Pending_hits = 324, Reservation_fails = 6485
	L1D_cache_core[6]: Access = 3630, Miss = 1449, Miss_rate = 0.399, Pending_hits = 98, Reservation_fails = 5891
	L1D_cache_core[7]: Access = 3284, Miss = 1247, Miss_rate = 0.380, Pending_hits = 75, Reservation_fails = 4999
	L1D_cache_core[8]: Access = 3077, Miss = 1240, Miss_rate = 0.403, Pending_hits = 116, Reservation_fails = 4228
	L1D_cache_core[9]: Access = 3381, Miss = 1390, Miss_rate = 0.411, Pending_hits = 122, Reservation_fails = 4923
	L1D_cache_core[10]: Access = 3251, Miss = 1244, Miss_rate = 0.383, Pending_hits = 86, Reservation_fails = 5401
	L1D_cache_core[11]: Access = 3181, Miss = 1192, Miss_rate = 0.375, Pending_hits = 91, Reservation_fails = 4435
	L1D_cache_core[12]: Access = 3104, Miss = 1246, Miss_rate = 0.401, Pending_hits = 102, Reservation_fails = 4788
	L1D_cache_core[13]: Access = 3009, Miss = 1235, Miss_rate = 0.410, Pending_hits = 111, Reservation_fails = 4134
	L1D_cache_core[14]: Access = 3075, Miss = 1164, Miss_rate = 0.379, Pending_hits = 94, Reservation_fails = 4932
	L1D_total_cache_accesses = 50562
	L1D_total_cache_misses = 20240
	L1D_total_cache_miss_rate = 0.4003
	L1D_total_cache_pending_hits = 1727
	L1D_total_cache_reservation_fails = 73107
	L1D_cache_data_port_util = 0.094
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4480
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 84502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1674
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11354
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4000
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 61753
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 47607
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
886, 568, 528, 488, 798, 678, 742, 846, 
gpgpu_n_tot_thrd_icount = 2868864
gpgpu_n_tot_w_icount = 89652
gpgpu_n_stall_shd_mem = 103153
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4053
gpgpu_n_mem_write_global = 16856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 80860
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134171	W0_Idle:107994	W0_Scoreboard:278527	W1:26070	W2:10942	W3:8402	W4:5342	W5:3726	W6:2680	W7:2164	W8:1932	W9:2048	W10:1894	W11:1556	W12:1886	W13:1334	W14:932	W15:468	W16:124	W17:186	W18:46	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32424 {8:4053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 679136 {40:16793,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 551208 {136:4053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 134848 {8:16856,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 247 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 33692 
mrq_lat_table:919 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11456 	9440 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4484 	1676 	2157 	5511 	6476 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1635 	1609 	716 	99 	9 	0 	0 	2 	9 	41 	1544 	15193 	67 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1355/57 = 23.771931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1214
min_bank_accesses = 0!
chip skew: 205/201 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      34666     10170    none      none      none      none      none      none      none      none         704       826       577       683       629       639
dram[1]:      13048     10304    none      none      none      none      none      none      none      none         616       772       551       765       682       769
dram[2]:      12552     10414    none      none      none      none      none      none      none      none         637       906       579       580       646       574
dram[3]:      13680     10050    none      none      none      none      none      none      none      none         685       855       676       648       741       586
dram[4]:       9831     10725    none      none      none      none      none      none      none      none         789       825       508       597       589       516
dram[5]:       9772     10652    none      none      none      none      none      none      none      none         826       880       645       657       597       607
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       411       455       488       502
dram[1]:        500       461         0         0         0         0         0         0         0         0       343       512       520       519       478       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       424       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       432       404       442
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       440

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44121 n_act=11 n_pre=3 n_req=228 n_rd=410 n_write=23 bw_util=0.01943
n_activity=2368 dram_eff=0.3657
bk0: 40a 44254i bk1: 32a 44339i bk2: 0a 44565i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44571i bk10: 40a 44452i bk11: 44a 44357i bk12: 64a 44372i bk13: 64a 44315i bk14: 64a 44195i bk15: 62a 44084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0398268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44125 n_act=12 n_pre=4 n_req=224 n_rd=406 n_write=21 bw_util=0.01916
n_activity=2353 dram_eff=0.3629
bk0: 36a 44220i bk1: 32a 44357i bk2: 0a 44563i bk3: 0a 44566i bk4: 0a 44566i bk5: 0a 44567i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44569i bk9: 0a 44571i bk10: 40a 44450i bk11: 44a 44370i bk12: 64a 44369i bk13: 64a 44301i bk14: 64a 44233i bk15: 62a 44132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0547029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=10 n_pre=2 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2326 dram_eff=0.3663
bk0: 34a 44296i bk1: 32a 44357i bk2: 0a 44562i bk3: 0a 44564i bk4: 0a 44566i bk5: 0a 44569i bk6: 0a 44569i bk7: 0a 44570i bk8: 0a 44570i bk9: 0a 44572i bk10: 40a 44444i bk11: 44a 44362i bk12: 64a 44372i bk13: 64a 44299i bk14: 62a 44206i bk15: 62a 44077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0459298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44134 n_act=8 n_pre=0 n_req=225 n_rd=402 n_write=24 bw_util=0.01912
n_activity=2307 dram_eff=0.3693
bk0: 32a 44359i bk1: 32a 44314i bk2: 0a 44565i bk3: 0a 44565i bk4: 0a 44565i bk5: 0a 44566i bk6: 0a 44567i bk7: 0a 44571i bk8: 0a 44571i bk9: 0a 44573i bk10: 40a 44443i bk11: 44a 44370i bk12: 64a 44383i bk13: 64a 44337i bk14: 62a 44234i bk15: 64a 44138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0378074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44130 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.0193
n_activity=2394 dram_eff=0.3592
bk0: 32a 44349i bk1: 32a 44341i bk2: 0a 44567i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44569i bk7: 0a 44569i bk8: 0a 44570i bk9: 0a 44570i bk10: 44a 44451i bk11: 44a 44397i bk12: 64a 44384i bk13: 64a 44362i bk14: 62a 44260i bk15: 64a 44168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0200817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=44568 n_nop=44133 n_act=8 n_pre=0 n_req=226 n_rd=402 n_write=25 bw_util=0.01916
n_activity=2303 dram_eff=0.3708
bk0: 32a 44373i bk1: 32a 44360i bk2: 0a 44566i bk3: 0a 44568i bk4: 0a 44568i bk5: 0a 44568i bk6: 0a 44568i bk7: 0a 44568i bk8: 0a 44569i bk9: 0a 44570i bk10: 44a 44449i bk11: 44a 44368i bk12: 64a 44376i bk13: 62a 44303i bk14: 62a 44156i bk15: 62a 44127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0409935

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4397, Miss = 104, Miss_rate = 0.024, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1389, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1761, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1357, Miss = 101, Miss_rate = 0.074, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1767, Miss = 100, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1457, Miss = 101, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 1745, Miss = 99, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1433, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1387, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1460, Miss = 102, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1400, Miss = 101, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1446, Miss = 100, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 20999
L2_total_cache_misses = 1214
L2_total_cache_miss_rate = 0.0578
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2970
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.072
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=37541
icnt_total_pkts_simt_to_mem=38008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,33766)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,33766)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 34266  inst.: 940611 (ipc=239.6) sim_rate=15171 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:23:45 2018
GPGPU-Sim uArch: cycles simulated: 34766  inst.: 956864 (ipc=136.1) sim_rate=14951 (inst/sec) elapsed = 0:0:01:04 / Sat Apr 14 11:23:47 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(9,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 35266  inst.: 979114 (ipc=105.5) sim_rate=14613 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 14 11:23:50 2018
GPGPU-Sim uArch: cycles simulated: 35766  inst.: 1028869 (ipc=104.0) sim_rate=14698 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 14 11:23:53 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(6,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 36266  inst.: 1070772 (ipc=100.0) sim_rate=14871 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 11:23:55 2018
GPGPU-Sim uArch: cycles simulated: 36766  inst.: 1098918 (ipc=92.7) sim_rate=14652 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 11:23:58 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3229,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3231,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3231,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37266  inst.: 1113974 (ipc=83.8) sim_rate=14281 (inst/sec) elapsed = 0:0:01:18 / Sat Apr 14 11:24:01 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3533,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3535,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3538,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3655,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3753,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37766  inst.: 1122778 (ipc=75.5) sim_rate=14212 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:24:02 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4110,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 38266  inst.: 1127906 (ipc=68.2) sim_rate=13924 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 14 11:24:04 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4542,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4661,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4838,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4998,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5179,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39266  inst.: 1133941 (ipc=56.9) sim_rate=13828 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 11:24:05 2018
GPGPU-Sim uArch: cycles simulated: 40266  inst.: 1137411 (ipc=48.7) sim_rate=13703 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 14 11:24:06 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7217,33766), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7499,33766), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 7500
gpu_sim_insn = 318323
gpu_ipc =      42.4431
gpu_tot_sim_cycle = 41266
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.6044
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 21758
gpu_total_sim_rate=13724
RFC_cache:
	RFC_total_cache_accesses = 138590
	RFC_total_cache_misses = 62551
	RFC_total_cache_miss_rate = 0.4513
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 130, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 4882, Miss = 1590, Miss_rate = 0.326, Pending_hits = 164, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 150, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 164, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 6800, Miss = 2674, Miss_rate = 0.393, Pending_hits = 371, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 6846, Miss = 2455, Miss_rate = 0.359, Pending_hits = 402, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 117, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4572, Miss = 1449, Miss_rate = 0.317, Pending_hits = 148, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 4906, Miss = 1672, Miss_rate = 0.341, Pending_hits = 175, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 149, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4646, Miss = 1407, Miss_rate = 0.303, Pending_hits = 139, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4538, Miss = 1451, Miss_rate = 0.320, Pending_hits = 137, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4565, Miss = 1517, Miss_rate = 0.332, Pending_hits = 163, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4573, Miss = 1433, Miss_rate = 0.313, Pending_hits = 158, Reservation_fails = 5082
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24623
	L1D_total_cache_miss_rate = 0.3277
	L1D_total_cache_pending_hits = 2715
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 126118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6182
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:142642	W0_Idle:114586	W0_Scoreboard:360526	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49456 {8:6182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 840752 {136:6182,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 243 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 41090 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14570 	10810 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6287 	2407 	2912 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2047 	2573 	1310 	245 	22 	0 	0 	2 	9 	41 	1544 	15193 	2425 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      39872     11678    none      none      none      none      none      none      none      none        1057      1169       971      1136      1044      1099
dram[1]:      14362     11815    none      none      none      none      none      none      none      none         946      1241       970      1298      1087      1220
dram[2]:      13950     11773    none      none      none      none      none      none      none      none         883      1315       903       947       989       884
dram[3]:      15459     11307    none      none      none      none      none      none      none      none         992      1300      1148      1098      1178       959
dram[4]:      11155     12060    none      none      none      none      none      none      none      none        1228      1314       894      1076       961       985
dram[5]:      10572     11902    none      none      none      none      none      none      none      none        1265      1284      1131      1095      1035      1124
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54018 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01597
n_activity=2383 dram_eff=0.3651
bk0: 40a 54153i bk1: 32a 54238i bk2: 0a 54464i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54470i bk10: 40a 54351i bk11: 44a 54256i bk12: 64a 54271i bk13: 64a 54214i bk14: 64a 54094i bk15: 64a 53979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0325885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54022 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01575
n_activity=2368 dram_eff=0.3623
bk0: 36a 54119i bk1: 32a 54256i bk2: 0a 54462i bk3: 0a 54465i bk4: 0a 54465i bk5: 0a 54466i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54468i bk9: 0a 54470i bk10: 40a 54349i bk11: 44a 54269i bk12: 64a 54268i bk13: 64a 54200i bk14: 64a 54132i bk15: 64a 54027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.044761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54025 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01579
n_activity=2356 dram_eff=0.365
bk0: 34a 54195i bk1: 32a 54256i bk2: 0a 54461i bk3: 0a 54463i bk4: 0a 54465i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54471i bk10: 40a 54343i bk11: 44a 54261i bk12: 64a 54271i bk13: 64a 54198i bk14: 64a 54101i bk15: 64a 53972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0375824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54031 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01572
n_activity=2322 dram_eff=0.3686
bk0: 32a 54258i bk1: 32a 54213i bk2: 0a 54464i bk3: 0a 54464i bk4: 0a 54464i bk5: 0a 54465i bk6: 0a 54466i bk7: 0a 54470i bk8: 0a 54470i bk9: 0a 54472i bk10: 40a 54342i bk11: 44a 54269i bk12: 64a 54282i bk13: 64a 54236i bk14: 64a 54129i bk15: 64a 54037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0309362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54027 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01586
n_activity=2409 dram_eff=0.3587
bk0: 32a 54248i bk1: 32a 54240i bk2: 0a 54466i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54469i bk9: 0a 54469i bk10: 44a 54350i bk11: 44a 54296i bk12: 64a 54283i bk13: 64a 54261i bk14: 64a 54155i bk15: 64a 54067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54026 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.0159
n_activity=2348 dram_eff=0.3688
bk0: 32a 54272i bk1: 32a 54259i bk2: 0a 54465i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54467i bk7: 0a 54467i bk8: 0a 54468i bk9: 0a 54469i bk10: 44a 54348i bk11: 44a 54267i bk12: 64a 54275i bk13: 64a 54198i bk14: 64a 54051i bk15: 64a 54022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0335432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5278, Miss = 104, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1713, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2078, Miss = 102, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1673, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2098, Miss = 101, Miss_rate = 0.048, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1774, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1722, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1800, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1669, Miss = 102, Miss_rate = 0.061, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1771, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25486
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50544
icnt_total_pkts_simt_to_mem=44853
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.8369
	minimum = 6
	maximum = 225
Network latency average = 20.8701
	minimum = 6
	maximum = 155
Slowest packet = 43877
Flit latency average = 19.4408
	minimum = 6
	maximum = 155
Slowest flit = 79564
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.044316
	minimum = 0.0274667 (at node 7)
	maximum = 0.135733 (at node 6)
Accepted packet rate average = 0.044316
	minimum = 0.0274667 (at node 7)
	maximum = 0.135733 (at node 6)
Injected flit rate average = 0.0980148
	minimum = 0.0438667 (at node 7)
	maximum = 0.2028 (at node 15)
Accepted flit rate average= 0.0980148
	minimum = 0.046 (at node 25)
	maximum = 0.506933 (at node 6)
Injected packet length average = 2.21172
Accepted packet length average = 2.21172
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 23 sec (83 sec)
gpgpu_simulation_rate = 13724 (inst/sec)
gpgpu_simulation_rate = 497 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41266
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.6044
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 21758
gpu_total_sim_rate=13724
RFC_cache:
	RFC_total_cache_accesses = 138590
	RFC_total_cache_misses = 62551
	RFC_total_cache_miss_rate = 0.4513
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 130, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 4882, Miss = 1590, Miss_rate = 0.326, Pending_hits = 164, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 150, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 164, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 6800, Miss = 2674, Miss_rate = 0.393, Pending_hits = 371, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 6846, Miss = 2455, Miss_rate = 0.359, Pending_hits = 402, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 117, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4572, Miss = 1449, Miss_rate = 0.317, Pending_hits = 148, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 4906, Miss = 1672, Miss_rate = 0.341, Pending_hits = 175, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 149, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4646, Miss = 1407, Miss_rate = 0.303, Pending_hits = 139, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4538, Miss = 1451, Miss_rate = 0.320, Pending_hits = 137, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4565, Miss = 1517, Miss_rate = 0.332, Pending_hits = 163, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4573, Miss = 1433, Miss_rate = 0.313, Pending_hits = 158, Reservation_fails = 5082
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24623
	L1D_total_cache_miss_rate = 0.3277
	L1D_total_cache_pending_hits = 2715
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 126118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6182
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:142642	W0_Idle:114586	W0_Scoreboard:360526	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49456 {8:6182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 840752 {136:6182,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 243 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 41090 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14570 	10810 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6287 	2407 	2912 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2047 	2573 	1310 	245 	22 	0 	0 	2 	9 	41 	1544 	15193 	2425 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      39872     11678    none      none      none      none      none      none      none      none        1057      1169       971      1136      1044      1099
dram[1]:      14362     11815    none      none      none      none      none      none      none      none         946      1241       970      1298      1087      1220
dram[2]:      13950     11773    none      none      none      none      none      none      none      none         883      1315       903       947       989       884
dram[3]:      15459     11307    none      none      none      none      none      none      none      none         992      1300      1148      1098      1178       959
dram[4]:      11155     12060    none      none      none      none      none      none      none      none        1228      1314       894      1076       961       985
dram[5]:      10572     11902    none      none      none      none      none      none      none      none        1265      1284      1131      1095      1035      1124
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54018 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01597
n_activity=2383 dram_eff=0.3651
bk0: 40a 54153i bk1: 32a 54238i bk2: 0a 54464i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54470i bk10: 40a 54351i bk11: 44a 54256i bk12: 64a 54271i bk13: 64a 54214i bk14: 64a 54094i bk15: 64a 53979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0325885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54022 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01575
n_activity=2368 dram_eff=0.3623
bk0: 36a 54119i bk1: 32a 54256i bk2: 0a 54462i bk3: 0a 54465i bk4: 0a 54465i bk5: 0a 54466i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54468i bk9: 0a 54470i bk10: 40a 54349i bk11: 44a 54269i bk12: 64a 54268i bk13: 64a 54200i bk14: 64a 54132i bk15: 64a 54027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.044761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54025 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01579
n_activity=2356 dram_eff=0.365
bk0: 34a 54195i bk1: 32a 54256i bk2: 0a 54461i bk3: 0a 54463i bk4: 0a 54465i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54471i bk10: 40a 54343i bk11: 44a 54261i bk12: 64a 54271i bk13: 64a 54198i bk14: 64a 54101i bk15: 64a 53972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0375824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54031 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01572
n_activity=2322 dram_eff=0.3686
bk0: 32a 54258i bk1: 32a 54213i bk2: 0a 54464i bk3: 0a 54464i bk4: 0a 54464i bk5: 0a 54465i bk6: 0a 54466i bk7: 0a 54470i bk8: 0a 54470i bk9: 0a 54472i bk10: 40a 54342i bk11: 44a 54269i bk12: 64a 54282i bk13: 64a 54236i bk14: 64a 54129i bk15: 64a 54037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0309362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54027 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01586
n_activity=2409 dram_eff=0.3587
bk0: 32a 54248i bk1: 32a 54240i bk2: 0a 54466i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54469i bk9: 0a 54469i bk10: 44a 54350i bk11: 44a 54296i bk12: 64a 54283i bk13: 64a 54261i bk14: 64a 54155i bk15: 64a 54067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54026 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.0159
n_activity=2348 dram_eff=0.3688
bk0: 32a 54272i bk1: 32a 54259i bk2: 0a 54465i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54467i bk7: 0a 54467i bk8: 0a 54468i bk9: 0a 54469i bk10: 44a 54348i bk11: 44a 54267i bk12: 64a 54275i bk13: 64a 54198i bk14: 64a 54051i bk15: 64a 54022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0335432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5278, Miss = 104, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1713, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2078, Miss = 102, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1673, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2098, Miss = 101, Miss_rate = 0.048, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1774, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1722, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1800, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1669, Miss = 102, Miss_rate = 0.061, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1771, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25486
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50544
icnt_total_pkts_simt_to_mem=44853
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 41266
gpu_tot_sim_insn = 1139122
gpu_tot_ipc =      27.6044
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 21758
gpu_total_sim_rate=13724
RFC_cache:
	RFC_total_cache_accesses = 138590
	RFC_total_cache_misses = 62551
	RFC_total_cache_miss_rate = 0.4513
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 64960
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4568, Miss = 1388, Miss_rate = 0.304, Pending_hits = 130, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 4882, Miss = 1590, Miss_rate = 0.326, Pending_hits = 164, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4476, Miss = 1381, Miss_rate = 0.309, Pending_hits = 148, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 4874, Miss = 1575, Miss_rate = 0.323, Pending_hits = 150, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5437, Miss = 1672, Miss_rate = 0.308, Pending_hits = 164, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 6800, Miss = 2674, Miss_rate = 0.393, Pending_hits = 371, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 6846, Miss = 2455, Miss_rate = 0.359, Pending_hits = 402, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 4672, Miss = 1447, Miss_rate = 0.310, Pending_hits = 117, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4572, Miss = 1449, Miss_rate = 0.317, Pending_hits = 148, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 4906, Miss = 1672, Miss_rate = 0.341, Pending_hits = 175, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 4789, Miss = 1512, Miss_rate = 0.316, Pending_hits = 149, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4646, Miss = 1407, Miss_rate = 0.303, Pending_hits = 139, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4538, Miss = 1451, Miss_rate = 0.320, Pending_hits = 137, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4565, Miss = 1517, Miss_rate = 0.332, Pending_hits = 163, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4573, Miss = 1433, Miss_rate = 0.313, Pending_hits = 158, Reservation_fails = 5082
	L1D_total_cache_accesses = 75144
	L1D_total_cache_misses = 24623
	L1D_total_cache_miss_rate = 0.3277
	L1D_total_cache_pending_hits = 2715
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4896
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 64505
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1168, 810, 746, 746, 1008, 968, 968, 1072, 
gpgpu_n_tot_thrd_icount = 3829888
gpgpu_n_tot_w_icount = 119684
gpgpu_n_stall_shd_mem = 126118
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6182
gpgpu_n_mem_write_global = 19214
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 134815
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122698
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:142642	W0_Idle:114586	W0_Scoreboard:360526	W1:31654	W2:13734	W3:9778	W4:6510	W5:4630	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:21504
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49456 {8:6182,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 773456 {40:19151,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 840752 {136:6182,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153712 {8:19214,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 243 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 41090 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14570 	10810 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6287 	2407 	2912 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2047 	2573 	1310 	245 	22 	0 	0 	2 	9 	41 	1544 	15193 	2425 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0 
GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
        0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      39872     11678    none      none      none      none      none      none      none      none        1057      1169       971      1136      1044      1099
dram[1]:      14362     11815    none      none      none      none      none      none      none      none         946      1241       970      1298      1087      1220
dram[2]:      13950     11773    none      none      none      none      none      none      none      none         883      1315       903       947       989       884
dram[3]:      15459     11307    none      none      none      none      none      none      none      none         992      1300      1148      1098      1178       959
dram[4]:      11155     12060    none      none      none      none      none      none      none      none        1228      1314       894      1076       961       985
dram[5]:      10572     11902    none      none      none      none      none      none      none      none        1265      1284      1131      1095      1035      1124
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54018 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01597
n_activity=2383 dram_eff=0.3651
bk0: 40a 54153i bk1: 32a 54238i bk2: 0a 54464i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54470i bk10: 40a 54351i bk11: 44a 54256i bk12: 64a 54271i bk13: 64a 54214i bk14: 64a 54094i bk15: 64a 53979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0325885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54022 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01575
n_activity=2368 dram_eff=0.3623
bk0: 36a 54119i bk1: 32a 54256i bk2: 0a 54462i bk3: 0a 54465i bk4: 0a 54465i bk5: 0a 54466i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54468i bk9: 0a 54470i bk10: 40a 54349i bk11: 44a 54269i bk12: 64a 54268i bk13: 64a 54200i bk14: 64a 54132i bk15: 64a 54027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.044761
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54025 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01579
n_activity=2356 dram_eff=0.365
bk0: 34a 54195i bk1: 32a 54256i bk2: 0a 54461i bk3: 0a 54463i bk4: 0a 54465i bk5: 0a 54468i bk6: 0a 54468i bk7: 0a 54469i bk8: 0a 54469i bk9: 0a 54471i bk10: 40a 54343i bk11: 44a 54261i bk12: 64a 54271i bk13: 64a 54198i bk14: 64a 54101i bk15: 64a 53972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0375824
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54031 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01572
n_activity=2322 dram_eff=0.3686
bk0: 32a 54258i bk1: 32a 54213i bk2: 0a 54464i bk3: 0a 54464i bk4: 0a 54464i bk5: 0a 54465i bk6: 0a 54466i bk7: 0a 54470i bk8: 0a 54470i bk9: 0a 54472i bk10: 40a 54342i bk11: 44a 54269i bk12: 64a 54282i bk13: 64a 54236i bk14: 64a 54129i bk15: 64a 54037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0309362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54027 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01586
n_activity=2409 dram_eff=0.3587
bk0: 32a 54248i bk1: 32a 54240i bk2: 0a 54466i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54468i bk7: 0a 54468i bk8: 0a 54469i bk9: 0a 54469i bk10: 44a 54350i bk11: 44a 54296i bk12: 64a 54283i bk13: 64a 54261i bk14: 64a 54155i bk15: 64a 54067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.016432
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54467 n_nop=54026 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.0159
n_activity=2348 dram_eff=0.3688
bk0: 32a 54272i bk1: 32a 54259i bk2: 0a 54465i bk3: 0a 54467i bk4: 0a 54467i bk5: 0a 54467i bk6: 0a 54467i bk7: 0a 54467i bk8: 0a 54468i bk9: 0a 54469i bk10: 44a 54348i bk11: 44a 54267i bk12: 64a 54275i bk13: 64a 54198i bk14: 64a 54051i bk15: 64a 54022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0335432

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5278, Miss = 104, Miss_rate = 0.020, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1713, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2078, Miss = 102, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1673, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2098, Miss = 101, Miss_rate = 0.048, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1796, Miss = 102, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2114, Miss = 100, Miss_rate = 0.047, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1774, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1722, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1800, Miss = 102, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1669, Miss = 102, Miss_rate = 0.061, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1771, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 25486
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=50544
icnt_total_pkts_simt_to_mem=44853
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nanGPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
 (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,41266)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,41266)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(1,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 41766  inst.: 1248032 (ipc=217.8) sim_rate=14345 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 14 11:24:10 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 42266  inst.: 1257235 (ipc=118.1) sim_rate=13969 (inst/sec) elapsed = 0:0:01:30 / Sat Apr 14 11:24:13 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1197,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1244,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1264,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1385,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1439,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1477,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42766  inst.: 1264916 (ipc=83.9) sim_rate=13749 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 14 11:24:15 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1609,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1627,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1647,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1665,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1670,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1755,41266), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1765,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1840,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1871,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1980,41266), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 1981
gpu_sim_insn = 127068
gpu_ipc =      64.1434
gpu_tot_sim_cycle = 43247
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.2781
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=13614
RFC_cache:
	RFC_total_cache_accesses = 151753
	RFC_total_cache_misses = 67775
	RFC_total_cache_miss_rate = 0.4466
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 147, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5106, Miss = 1629, Miss_rate = 0.319, Pending_hits = 181, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 167, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5701, Miss = 1716, Miss_rate = 0.301, Pending_hits = 181, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7011, Miss = 2706, Miss_rate = 0.386, Pending_hits = 386, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7102, Miss = 2501, Miss_rate = 0.352, Pending_hits = 422, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5131, Miss = 1531, Miss_rate = 0.298, Pending_hits = 157, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4783, Miss = 1484, Miss_rate = 0.310, Pending_hits = 163, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5093, Miss = 1705, Miss_rate = 0.335, Pending_hits = 191, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4806, Miss = 1440, Miss_rate = 0.300, Pending_hits = 155, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4653, Miss = 1476, Miss_rate = 0.317, Pending_hits = 149, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4799, Miss = 1558, Miss_rate = 0.325, Pending_hits = 179, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4841, Miss = 1482, Miss_rate = 0.306, Pending_hits = 179, Reservation_fails = 5082
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25244
	L1D_total_cache_miss_rate = 0.3207
	L1D_total_cache_pending_hits = 2990
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6638
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143111	W0_Idle:119307	W0_Scoreboard:389834	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53104 {8:6638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 902768 {136:6638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43106 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15249 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6708 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2188 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2654 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40021     11836    none      none      none      none      none      none      none      none        1191      1286      1019      1180      1113      1157
dram[1]:      14501     12006    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14117     11878    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       926
dram[3]:      15645     11413    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1236      1005
dram[4]:      11333     12175    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10721     12020    none      none      none      none      none      none      none      none        1398      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56632 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01524
n_activity=2383 dram_eff=0.3651
bk0: 40a 56767i bk1: 32a 56852i bk2: 0a 57078i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57084i bk10: 40a 56965i bk11: 44a 56870i bk12: 64a 56885i bk13: 64a 56828i bk14: 64a 56708i bk15: 64a 56593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0310962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56636 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01503
n_activity=2368 dram_eff=0.3623
bk0: 36a 56733i bk1: 32a 56870i bk2: 0a 57076i bk3: 0a 57079i bk4: 0a 57079i bk5: 0a 57080i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57084i bk10: 40a 56963i bk11: 44a 56883i bk12: 64a 56882i bk13: 64a 56814i bk14: 64a 56746i bk15: 64a 56641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0427112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56639 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01507
n_activity=2356 dram_eff=0.365
bk0: 34a 56809i bk1: 32a 56870i bk2: 0a 57075i bk3: 0a 57077i bk4: 0a 57079i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57085i bk10: 40a 56957i bk11: 44a 56875i bk12: 64a 56885i bk13: 64a 56812i bk14: 64a 56715i bk15: 64a 56586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0358613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56645 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.015
n_activity=2322 dram_eff=0.3686
bk0: 32a 56872i bk1: 32a 56827i bk2: 0a 57078i bk3: 0a 57078i bk4: 0a 57078i bk5: 0a 57079i bk6: 0a 57080i bk7: 0a 57084i bk8: 0a 57084i bk9: 0a 57086i bk10: 40a 56956i bk11: 44a 56883i bk12: 64a 56896i bk13: 64a 56850i bk14: 64a 56743i bk15: 64a 56651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0295195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56641 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01514
n_activity=2409 dram_eff=0.3587
bk0: 32a 56862i bk1: 32a 56854i bk2: 0a 57080i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57083i bk9: 0a 57083i bk10: 44a 56964i bk11: 44a 56910i bk12: 64a 56897i bk13: 64a 56875i bk14: 64a 56769i bk15: 64a 56681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56640 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01517
n_activity=2348 dram_eff=0.3688
bk0: 32a 56886i bk1: 32a 56873i bk2: 0a 57079i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57081i bk7: 0a 57081i bk8: 0a 57082i bk9: 0a 57083i bk10: 44a 56962i bk11: 44a 56881i bk12: 64a 56889i bk13: 64a 56812i bk14: 64a 56665i bk15: 64a 56636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0320071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5346, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1773, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2128, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2160, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1782, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1734, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1822, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26171
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53053
icnt_total_pkts_simt_to_mem=45767
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.727
	minimum = 6
	maximum = 88
Network latency average = 14.5044
	minimum = 6
	maximum = 71
Slowest packet = 51624
Flit latency average = 12.8706
	minimum = 6
	maximum = 71
Slowest flit = 96690
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0256137
	minimum = 0.0146391 (at node 12)
	maximum = 0.0464412 (at node 7)
Accepted packet rate average = 0.0256137
	minimum = 0.0146391 (at node 12)
	maximum = 0.0464412 (at node 7)
Injected flit rate average = 0.0639969
	minimum = 0.0206966 (at node 12)
	maximum = 0.127713 (at node 25)
Accepted flit rate average= 0.0639969
	minimum = 0.0302877 (at node 22)
	maximum = 0.175669 (at node 7)
Injected packet length average = 2.49854
Accepted packet length average = 2.49854
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 13614 (inst/sec)
gpgpu_simulation_rate = 465 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43247
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.2781
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=13614
RFC_cache:
	RFC_total_cache_accesses = 151753
	RFC_total_cache_misses = 67775
	RFC_total_cache_miss_rate = 0.4466
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 147, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5106, Miss = 1629, Miss_rate = 0.319, Pending_hits = 181, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 167, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5701, Miss = 1716, Miss_rate = 0.301, Pending_hits = 181, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7011, Miss = 2706, Miss_rate = 0.386, Pending_hits = 386, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7102, Miss = 2501, Miss_rate = 0.352, Pending_hits = 422, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5131, Miss = 1531, Miss_rate = 0.298, Pending_hits = 157, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4783, Miss = 1484, Miss_rate = 0.310, Pending_hits = 163, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5093, Miss = 1705, Miss_rate = 0.335, Pending_hits = 191, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4806, Miss = 1440, Miss_rate = 0.300, Pending_hits = 155, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4653, Miss = 1476, Miss_rate = 0.317, Pending_hits = 149, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4799, Miss = 1558, Miss_rate = 0.325, Pending_hits = 179, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4841, Miss = 1482, Miss_rate = 0.306, Pending_hits = 179, Reservation_fails = 5082
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25244
	L1D_total_cache_miss_rate = 0.3207
	L1D_total_cache_pending_hits = 2990
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6638
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143111	W0_Idle:119307	W0_Scoreboard:389834	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53104 {8:6638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 902768 {136:6638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43106 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15249 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6708 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2188 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2654 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40021     11836    none      none      none      none      none      none      none      none        1191      1286      1019      1180      1113      1157
dram[1]:      14501     12006    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14117     11878    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       926
dram[3]:      15645     11413    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1236      1005
dram[4]:      11333     12175    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10721     12020    none      none      none      none      none      none      none      none        1398      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56632 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01524
n_activity=2383 dram_eff=0.3651
bk0: 40a 56767i bk1: 32a 56852i bk2: 0a 57078i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57084i bk10: 40a 56965i bk11: 44a 56870i bk12: 64a 56885i bk13: 64a 56828i bk14: 64a 56708i bk15: 64a 56593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0310962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56636 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01503
n_activity=2368 dram_eff=0.3623
bk0: 36a 56733i bk1: 32a 56870i bk2: 0a 57076i bk3: 0a 57079i bk4: 0a 57079i bk5: 0a 57080i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57084i bk10: 40a 56963i bk11: 44a 56883i bk12: 64a 56882i bk13: 64a 56814i bk14: 64a 56746i bk15: 64a 56641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0427112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56639 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01507
n_activity=2356 dram_eff=0.365
bk0: 34a 56809i bk1: 32a 56870i bk2: 0a 57075i bk3: 0a 57077i bk4: 0a 57079i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57085i bk10: 40a 56957i bk11: 44a 56875i bk12: 64a 56885i bk13: 64a 56812i bk14: 64a 56715i bk15: 64a 56586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0358613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56645 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.015
n_activity=2322 dram_eff=0.3686
bk0: 32a 56872i bk1: 32a 56827i bk2: 0a 57078i bk3: 0a 57078i bk4: 0a 57078i bk5: 0a 57079i bk6: 0a 57080i bk7: 0a 57084i bk8: 0a 57084i bk9: 0a 57086i bk10: 40a 56956i bk11: 44a 56883i bk12: 64a 56896i bk13: 64a 56850i bk14: 64a 56743i bk15: 64a 56651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0295195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56641 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01514
n_activity=2409 dram_eff=0.3587
bk0: 32a 56862i bk1: 32a 56854i bk2: 0a 57080i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57083i bk9: 0a 57083i bk10: 44a 56964i bk11: 44a 56910i bk12: 64a 56897i bk13: 64a 56875i bk14: 64a 56769i bk15: 64a 56681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56640 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01517
n_activity=2348 dram_eff=0.3688
bk0: 32a 56886i bk1: 32a 56873i bk2: 0a 57079i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57081i bk7: 0a 57081i bk8: 0a 57082i bk9: 0a 57083i bk10: 44a 56962i bk11: 44a 56881i bk12: 64a 56889i bk13: 64a 56812i bk14: 64a 56665i bk15: 64a 56636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0320071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5346, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1773, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2128, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2160, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1782, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1734, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1822, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26171
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53053
icnt_total_pkts_simt_to_mem=45767
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x403f40 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 43247
gpu_tot_sim_insn = 1266190
gpu_tot_ipc =      29.2781
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=13614
RFC_cache:
	RFC_total_cache_accesses = 151753
	RFC_total_cache_misses = 67775
	RFC_total_cache_miss_rate = 0.4466
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 72279
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4807, Miss = 1425, Miss_rate = 0.296, Pending_hits = 147, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5106, Miss = 1629, Miss_rate = 0.319, Pending_hits = 181, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4706, Miss = 1421, Miss_rate = 0.302, Pending_hits = 165, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5116, Miss = 1617, Miss_rate = 0.316, Pending_hits = 167, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5701, Miss = 1716, Miss_rate = 0.301, Pending_hits = 181, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7011, Miss = 2706, Miss_rate = 0.386, Pending_hits = 386, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7102, Miss = 2501, Miss_rate = 0.352, Pending_hits = 422, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5131, Miss = 1531, Miss_rate = 0.298, Pending_hits = 157, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4783, Miss = 1484, Miss_rate = 0.310, Pending_hits = 163, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5093, Miss = 1705, Miss_rate = 0.335, Pending_hits = 191, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5058, Miss = 1553, Miss_rate = 0.307, Pending_hits = 168, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4806, Miss = 1440, Miss_rate = 0.300, Pending_hits = 155, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4653, Miss = 1476, Miss_rate = 0.317, Pending_hits = 149, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4799, Miss = 1558, Miss_rate = 0.325, Pending_hits = 179, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4841, Miss = 1482, Miss_rate = 0.306, Pending_hits = 179, Reservation_fails = 5082
	L1D_total_cache_accesses = 78713
	L1D_total_cache_misses = 25244
	L1D_total_cache_miss_rate = 0.3207
	L1D_total_cache_pending_hits = 2990
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 6272
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0765
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 133681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2929
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 74413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5792
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 71824
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1274, 916, 852, 852, 1130, 996, 1106, 1194, 
gpgpu_n_tot_thrd_icount = 4242432
gpgpu_n_tot_w_icount = 132576
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6638
gpgpu_n_mem_write_global = 19443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 142844
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 200704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143111	W0_Idle:119307	W0_Scoreboard:389834	W1:36216	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25088
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53104 {8:6638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782616 {40:19380,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 902768 {136:6638,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155544 {8:19443,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43106 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15249 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6708 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2188 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2654 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40021     11836    none      none      none      none      none      none      none      none        1191      1286      1019      1180      1113      1157
dram[1]:      14501     12006    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14117     11878    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       926
dram[3]:      15645     11413    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1236      1005
dram[4]:      11333     12175    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10721     12020    none      none      none      none      none      none      none      none        1398      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56632 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01524
n_activity=2383 dram_eff=0.3651
bk0: 40a 56767i bk1: 32a 56852i bk2: 0a 57078i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57084i bk10: 40a 56965i bk11: 44a 56870i bk12: 64a 56885i bk13: 64a 56828i bk14: 64a 56708i bk15: 64a 56593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0310962
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56636 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01503
n_activity=2368 dram_eff=0.3623
bk0: 36a 56733i bk1: 32a 56870i bk2: 0a 57076i bk3: 0a 57079i bk4: 0a 57079i bk5: 0a 57080i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57082i bk9: 0a 57084i bk10: 40a 56963i bk11: 44a 56883i bk12: 64a 56882i bk13: 64a 56814i bk14: 64a 56746i bk15: 64a 56641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0427112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56639 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01507
n_activity=2356 dram_eff=0.365
bk0: 34a 56809i bk1: 32a 56870i bk2: 0a 57075i bk3: 0a 57077i bk4: 0a 57079i bk5: 0a 57082i bk6: 0a 57082i bk7: 0a 57083i bk8: 0a 57083i bk9: 0a 57085i bk10: 40a 56957i bk11: 44a 56875i bk12: 64a 56885i bk13: 64a 56812i bk14: 64a 56715i bk15: 64a 56586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0358613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56645 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.015
n_activity=2322 dram_eff=0.3686
bk0: 32a 56872i bk1: 32a 56827i bk2: 0a 57078i bk3: 0a 57078i bk4: 0a 57078i bk5: 0a 57079i bk6: 0a 57080i bk7: 0a 57084i bk8: 0a 57084i bk9: 0a 57086i bk10: 40a 56956i bk11: 44a 56883i bk12: 64a 56896i bk13: 64a 56850i bk14: 64a 56743i bk15: 64a 56651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0295195
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56641 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01514
n_activity=2409 dram_eff=0.3587
bk0: 32a 56862i bk1: 32a 56854i bk2: 0a 57080i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57082i bk7: 0a 57082i bk8: 0a 57083i bk9: 0a 57083i bk10: 44a 56964i bk11: 44a 56910i bk12: 64a 56897i bk13: 64a 56875i bk14: 64a 56769i bk15: 64a 56681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0156795
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57081 n_nop=56640 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01517
n_activity=2348 dram_eff=0.3688
bk0: 32a 56886i bk1: 32a 56873i bk2: 0a 57079i bk3: 0a 57081i bk4: 0a 57081i bk5: 0a 57081i bk6: 0a 57081i bk7: 0a 57081i bk8: 0a 57082i bk9: 0a 57083i bk10: 44a 56962i bk11: 44a 56881i bk12: 64a 56889i bk13: 64a 56812i bk14: 64a 56665i bk15: 64a 56636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0320071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5346, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1773, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2128, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1736, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2160, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1848, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1820, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1782, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1846, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1734, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1822, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26171
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19302
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53053
icnt_total_pkts_simt_to_mem=45767
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,43247)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,43247)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(9,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (294,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (294,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (294,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (294,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (296,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (298,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (298,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (299,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (299,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (300,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (300,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (301,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (314,43247), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (381,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 43747  inst.: 1376743 (ipc=221.1) sim_rate=14341 (inst/sec) elapsed = 0:0:01:36 / Sat Apr 14 11:24:19 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (708,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (829,43247), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 830
gpu_sim_insn = 110662
gpu_ipc =     133.3277
gpu_tot_sim_cycle = 44077
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.2374
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=14342
RFC_cache:
	RFC_total_cache_accesses = 154275
	RFC_total_cache_misses = 68829
	RFC_total_cache_miss_rate = 0.4461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1427, Miss_rate = 0.296, Pending_hits = 153, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5114, Miss = 1631, Miss_rate = 0.319, Pending_hits = 187, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 174, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5709, Miss = 1718, Miss_rate = 0.301, Pending_hits = 187, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7019, Miss = 2708, Miss_rate = 0.386, Pending_hits = 392, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7110, Miss = 2503, Miss_rate = 0.352, Pending_hits = 428, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5139, Miss = 1533, Miss_rate = 0.298, Pending_hits = 163, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4799, Miss = 1488, Miss_rate = 0.310, Pending_hits = 175, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5101, Miss = 1707, Miss_rate = 0.335, Pending_hits = 197, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4814, Miss = 1442, Miss_rate = 0.300, Pending_hits = 161, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4661, Miss = 1478, Miss_rate = 0.317, Pending_hits = 155, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4807, Miss = 1560, Miss_rate = 0.325, Pending_hits = 185, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4849, Miss = 1484, Miss_rate = 0.306, Pending_hits = 185, Reservation_fails = 5082
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25280
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 3088
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6674
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143467	W0_Idle:120644	W0_Scoreboard:395481	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53392 {8:6674,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 907664 {136:6674,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43694 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15289 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6748 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2224 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2658 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40039     11847    none      none      none      none      none      none      none      none        1191      1293      1019      1180      1113      1157
dram[1]:      14527     12017    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14142     11888    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       931
dram[3]:      15666     11428    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1240      1005
dram[4]:      11343     12191    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10731     12031    none      none      none      none      none      none      none      none        1404      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57727 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01495
n_activity=2383 dram_eff=0.3651
bk0: 40a 57862i bk1: 32a 57947i bk2: 0a 58173i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58179i bk10: 40a 58060i bk11: 44a 57965i bk12: 64a 57980i bk13: 64a 57923i bk14: 64a 57803i bk15: 64a 57688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0305109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57731 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01475
n_activity=2368 dram_eff=0.3623
bk0: 36a 57828i bk1: 32a 57965i bk2: 0a 58171i bk3: 0a 58174i bk4: 0a 58174i bk5: 0a 58175i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58177i bk9: 0a 58179i bk10: 40a 58058i bk11: 44a 57978i bk12: 64a 57977i bk13: 64a 57909i bk14: 64a 57841i bk15: 64a 57736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0419073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57734 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01478
n_activity=2356 dram_eff=0.365
bk0: 34a 57904i bk1: 32a 57965i bk2: 0a 58170i bk3: 0a 58172i bk4: 0a 58174i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58180i bk10: 40a 58052i bk11: 44a 57970i bk12: 64a 57980i bk13: 64a 57907i bk14: 64a 57810i bk15: 64a 57681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0351863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57740 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01471
n_activity=2322 dram_eff=0.3686
bk0: 32a 57967i bk1: 32a 57922i bk2: 0a 58173i bk3: 0a 58173i bk4: 0a 58173i bk5: 0a 58174i bk6: 0a 58175i bk7: 0a 58179i bk8: 0a 58179i bk9: 0a 58181i bk10: 40a 58051i bk11: 44a 57978i bk12: 64a 57991i bk13: 64a 57945i bk14: 64a 57838i bk15: 64a 57746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0289638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57736 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01485
n_activity=2409 dram_eff=0.3587
bk0: 32a 57957i bk1: 32a 57949i bk2: 0a 58175i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58178i bk9: 0a 58178i bk10: 44a 58059i bk11: 44a 58005i bk12: 64a 57992i bk13: 64a 57970i bk14: 64a 57864i bk15: 64a 57776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57735 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01489
n_activity=2348 dram_eff=0.3688
bk0: 32a 57981i bk1: 32a 57968i bk2: 0a 58174i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58176i bk7: 0a 58176i bk8: 0a 58177i bk9: 0a 58178i bk10: 44a 58057i bk11: 44a 57976i bk12: 64a 57984i bk13: 64a 57907i bk14: 64a 57760i bk15: 64a 57731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0314047

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5350, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2133, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1738, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2165, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2181, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1823, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1784, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1849, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1737, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26211
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53237
icnt_total_pkts_simt_to_mem=45811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95
	minimum = 6
	maximum = 12
Network latency average = 7.925
	minimum = 6
	maximum = 11
Slowest packet = 52387
Flit latency average = 6.07895
	minimum = 6
	maximum = 8
Slowest flit = 98824
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00356983
	minimum = 0.00240964 (at node 0)
	maximum = 0.00722892 (at node 2)
Accepted packet rate average = 0.00356983
	minimum = 0.00240964 (at node 0)
	maximum = 0.00722892 (at node 2)
Injected flit rate average = 0.010174
	minimum = 0.00240964 (at node 0)
	maximum = 0.0301205 (at node 21)
Accepted flit rate average= 0.010174
	minimum = 0.00240964 (at node 18)
	maximum = 0.026506 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 36 sec (96 sec)
gpgpu_simulation_rate = 14342 (inst/sec)
gpgpu_simulation_rate = 459 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44077
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.2374
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=14342
RFC_cache:
	RFC_total_cache_accesses = 154275
	RFC_total_cache_misses = 68829
	RFC_total_cache_miss_rate = 0.4461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1427, Miss_rate = 0.296, Pending_hits = 153, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5114, Miss = 1631, Miss_rate = 0.319, Pending_hits = 187, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 174, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5709, Miss = 1718, Miss_rate = 0.301, Pending_hits = 187, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7019, Miss = 2708, Miss_rate = 0.386, Pending_hits = 392, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7110, Miss = 2503, Miss_rate = 0.352, Pending_hits = 428, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5139, Miss = 1533, Miss_rate = 0.298, Pending_hits = 163, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4799, Miss = 1488, Miss_rate = 0.310, Pending_hits = 175, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5101, Miss = 1707, Miss_rate = 0.335, Pending_hits = 197, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4814, Miss = 1442, Miss_rate = 0.300, Pending_hits = 161, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4661, Miss = 1478, Miss_rate = 0.317, Pending_hits = 155, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4807, Miss = 1560, Miss_rate = 0.325, Pending_hits = 185, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4849, Miss = 1484, Miss_rate = 0.306, Pending_hits = 185, Reservation_fails = 5082
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25280
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 3088
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6674
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143467	W0_Idle:120644	W0_Scoreboard:395481	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53392 {8:6674,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 907664 {136:6674,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43694 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15289 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6748 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2224 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2658 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40039     11847    none      none      none      none      none      none      none      none        1191      1293      1019      1180      1113      1157
dram[1]:      14527     12017    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14142     11888    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       931
dram[3]:      15666     11428    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1240      1005
dram[4]:      11343     12191    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10731     12031    none      none      none      none      none      none      none      none        1404      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57727 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01495
n_activity=2383 dram_eff=0.3651
bk0: 40a 57862i bk1: 32a 57947i bk2: 0a 58173i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58179i bk10: 40a 58060i bk11: 44a 57965i bk12: 64a 57980i bk13: 64a 57923i bk14: 64a 57803i bk15: 64a 57688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0305109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57731 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01475
n_activity=2368 dram_eff=0.3623
bk0: 36a 57828i bk1: 32a 57965i bk2: 0a 58171i bk3: 0a 58174i bk4: 0a 58174i bk5: 0a 58175i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58177i bk9: 0a 58179i bk10: 40a 58058i bk11: 44a 57978i bk12: 64a 57977i bk13: 64a 57909i bk14: 64a 57841i bk15: 64a 57736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0419073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57734 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01478
n_activity=2356 dram_eff=0.365
bk0: 34a 57904i bk1: 32a 57965i bk2: 0a 58170i bk3: 0a 58172i bk4: 0a 58174i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58180i bk10: 40a 58052i bk11: 44a 57970i bk12: 64a 57980i bk13: 64a 57907i bk14: 64a 57810i bk15: 64a 57681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0351863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57740 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01471
n_activity=2322 dram_eff=0.3686
bk0: 32a 57967i bk1: 32a 57922i bk2: 0a 58173i bk3: 0a 58173i bk4: 0a 58173i bk5: 0a 58174i bk6: 0a 58175i bk7: 0a 58179i bk8: 0a 58179i bk9: 0a 58181i bk10: 40a 58051i bk11: 44a 57978i bk12: 64a 57991i bk13: 64a 57945i bk14: 64a 57838i bk15: 64a 57746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0289638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57736 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01485
n_activity=2409 dram_eff=0.3587
bk0: 32a 57957i bk1: 32a 57949i bk2: 0a 58175i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58178i bk9: 0a 58178i bk10: 44a 58059i bk11: 44a 58005i bk12: 64a 57992i bk13: 64a 57970i bk14: 64a 57864i bk15: 64a 57776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57735 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01489
n_activity=2348 dram_eff=0.3688
bk0: 32a 57981i bk1: 32a 57968i bk2: 0a 58174i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58176i bk7: 0a 58176i bk8: 0a 58177i bk9: 0a 58178i bk10: 44a 58057i bk11: 44a 57976i bk12: 64a 57984i bk13: 64a 57907i bk14: 64a 57760i bk15: 64a 57731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0314047

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5350, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2133, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1738, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2165, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2181, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1823, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1784, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1849, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1737, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26211
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53237
icnt_total_pkts_simt_to_mem=45811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 44077
gpu_tot_sim_insn = 1376852
gpu_tot_ipc =      31.2374
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 4971
gpu_stall_icnt2sh    = 23077
gpu_total_sim_rate=14342
RFC_cache:
	RFC_total_cache_accesses = 154275
	RFC_total_cache_misses = 68829
	RFC_total_cache_miss_rate = 0.4461
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74239
	L1I_total_cache_misses = 455
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4815, Miss = 1427, Miss_rate = 0.296, Pending_hits = 153, Reservation_fails = 4556
	L1D_cache_core[1]: Access = 5114, Miss = 1631, Miss_rate = 0.319, Pending_hits = 187, Reservation_fails = 4185
	L1D_cache_core[2]: Access = 4722, Miss = 1425, Miss_rate = 0.302, Pending_hits = 172, Reservation_fails = 3846
	L1D_cache_core[3]: Access = 5136, Miss = 1621, Miss_rate = 0.316, Pending_hits = 174, Reservation_fails = 6074
	L1D_cache_core[4]: Access = 5709, Miss = 1718, Miss_rate = 0.301, Pending_hits = 187, Reservation_fails = 6008
	L1D_cache_core[5]: Access = 7019, Miss = 2708, Miss_rate = 0.386, Pending_hits = 392, Reservation_fails = 6736
	L1D_cache_core[6]: Access = 7110, Miss = 2503, Miss_rate = 0.352, Pending_hits = 428, Reservation_fails = 7831
	L1D_cache_core[7]: Access = 5139, Miss = 1533, Miss_rate = 0.298, Pending_hits = 163, Reservation_fails = 5167
	L1D_cache_core[8]: Access = 4799, Miss = 1488, Miss_rate = 0.310, Pending_hits = 175, Reservation_fails = 4676
	L1D_cache_core[9]: Access = 5101, Miss = 1707, Miss_rate = 0.335, Pending_hits = 197, Reservation_fails = 5041
	L1D_cache_core[10]: Access = 5066, Miss = 1555, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 5629
	L1D_cache_core[11]: Access = 4814, Miss = 1442, Miss_rate = 0.300, Pending_hits = 161, Reservation_fails = 4673
	L1D_cache_core[12]: Access = 4661, Miss = 1478, Miss_rate = 0.317, Pending_hits = 155, Reservation_fails = 5004
	L1D_cache_core[13]: Access = 4807, Miss = 1560, Miss_rate = 0.325, Pending_hits = 185, Reservation_fails = 4858
	L1D_cache_core[14]: Access = 4849, Miss = 1484, Miss_rate = 0.306, Pending_hits = 185, Reservation_fails = 5082
	L1D_total_cache_accesses = 78861
	L1D_total_cache_misses = 25280
	L1D_total_cache_miss_rate = 0.3206
	L1D_total_cache_pending_hits = 3088
	L1D_total_cache_reservation_fails = 79366
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0670
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
Processing time: 95907.664062 (ms)

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 75503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 16602
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6688
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 62764
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 455
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1302, 944, 880, 880, 1158, 1024, 1134, 1222, 
gpgpu_n_tot_thrd_icount = 4359552
gpgpu_n_tot_w_icount = 136236
gpgpu_n_stall_shd_mem = 127171
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6674
gpgpu_n_mem_write_global = 19447
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146956
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 123751
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143467	W0_Idle:120644	W0_Scoreboard:395481	W1:36292	W2:16366	W3:11016	W4:7216	W5:4800	W6:3480	W7:2820	W8:2636	W9:2944	W10:2690	W11:2728	W12:3348	W13:2500	W14:2498	W15:1672	W16:1400	W17:1532	W18:790	W19:404	W20:200	W21:124	W22:108	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 53392 {8:6674,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 782776 {40:19384,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 907664 {136:6674,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 155576 {8:19447,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 108 
maxdqlatency = 0 
maxmflatency = 602 
averagemflatency = 241 
max_icnt2mem_latency = 448 
max_icnt2sh_latency = 43694 
mrq_lat_table:928 	69 	92 	107 	76 	69 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15289 	10816 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6748 	2598 	2985 	6219 	6946 	715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2224 	2784 	1412 	247 	22 	0 	0 	2 	9 	41 	1544 	15193 	2658 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       350      1174         0         0         0         0         0         0         0         0       528       719      2110       991       853      1040 
dram[1]:      2983      1179         0         0         0         0         0         0         0         0       532       685      1018       984       851       843 
dram[2]:      2220      1185         0         0         0         0         0         0         0         0       709       697      1007       796       849       797 
dram[3]:      1144      1191         0         0         0         0         0         0         0         0       565       531      1024      1029       885      1000 
dram[4]:      1156      1197         0         0         0         0         0         0         0         0      1790       671       866       891       857       859 
dram[5]:      1168      1204         0         0         0         0         0         0         0         0       703       538       869       879       997       857 
average row accesses per activate:
dram[0]:  8.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]:  5.600000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]:  9.666667 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 27.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1364/57 = 23.929825
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        18        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        17        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        16        16         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        16        16         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1223
min_bank_accesses = 0!
chip skew: 206/202 = 1.02
number of total write accesses:
dram[0]:        12        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        11        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 141
min_bank_accesses = 0!
chip skew: 25/21 = 1.19
average mf latency per bank:
dram[0]:      40039     11847    none      none      none      none      none      none      none      none        1191      1293      1019      1180      1113      1157
dram[1]:      14527     12017    none      none      none      none      none      none      none      none        1067      1364       998      1341      1126      1278
dram[2]:      14142     11888    none      none      none      none      none      none      none      none        1019      1468       945       979      1044       931
dram[3]:      15666     11428    none      none      none      none      none      none      none      none        1104      1431      1199      1112      1240      1005
dram[4]:      11343     12191    none      none      none      none      none      none      none      none        1373      1402       952      1116       987      1017
dram[5]:      10731     12031    none      none      none      none      none      none      none      none        1404      1370      1211      1137      1083      1181
maximum mf latency per bank:
dram[0]:        578       490         0         0         0         0         0         0         0         0       401       391       425       473       488       502
dram[1]:        500       491         0         0         0         0         0         0         0         0       343       512       520       519       495       602
dram[2]:        542       453         0         0         0         0         0         0         0         0       345       382       521       453       563       430
dram[3]:        451       490         0         0         0         0         0         0         0         0       437       423       519       449       538       503
dram[4]:        494       497         0         0         0         0         0         0         0         0       394       358       474       462       404       461
dram[5]:        488       488         0         0         0         0         0         0         0         0       423       401       473       546       503       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57727 n_act=11 n_pre=3 n_req=229 n_rd=412 n_write=23 bw_util=0.01495
n_activity=2383 dram_eff=0.3651
bk0: 40a 57862i bk1: 32a 57947i bk2: 0a 58173i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58179i bk10: 40a 58060i bk11: 44a 57965i bk12: 64a 57980i bk13: 64a 57923i bk14: 64a 57803i bk15: 64a 57688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0305109
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57731 n_act=12 n_pre=4 n_req=225 n_rd=408 n_write=21 bw_util=0.01475
n_activity=2368 dram_eff=0.3623
bk0: 36a 57828i bk1: 32a 57965i bk2: 0a 58171i bk3: 0a 58174i bk4: 0a 58174i bk5: 0a 58175i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58177i bk9: 0a 58179i bk10: 40a 58058i bk11: 44a 57978i bk12: 64a 57977i bk13: 64a 57909i bk14: 64a 57841i bk15: 64a 57736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0419073
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57734 n_act=10 n_pre=2 n_req=227 n_rd=406 n_write=24 bw_util=0.01478
n_activity=2356 dram_eff=0.365
bk0: 34a 57904i bk1: 32a 57965i bk2: 0a 58170i bk3: 0a 58172i bk4: 0a 58174i bk5: 0a 58177i bk6: 0a 58177i bk7: 0a 58178i bk8: 0a 58178i bk9: 0a 58180i bk10: 40a 58052i bk11: 44a 57970i bk12: 64a 57980i bk13: 64a 57907i bk14: 64a 57810i bk15: 64a 57681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0351863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57740 n_act=8 n_pre=0 n_req=226 n_rd=404 n_write=24 bw_util=0.01471
n_activity=2322 dram_eff=0.3686
bk0: 32a 57967i bk1: 32a 57922i bk2: 0a 58173i bk3: 0a 58173i bk4: 0a 58173i bk5: 0a 58174i bk6: 0a 58175i bk7: 0a 58179i bk8: 0a 58179i bk9: 0a 58181i bk10: 40a 58051i bk11: 44a 57978i bk12: 64a 57991i bk13: 64a 57945i bk14: 64a 57838i bk15: 64a 57746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0289638
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57736 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01485
n_activity=2409 dram_eff=0.3587
bk0: 32a 57957i bk1: 32a 57949i bk2: 0a 58175i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58177i bk7: 0a 58177i bk8: 0a 58178i bk9: 0a 58178i bk10: 44a 58059i bk11: 44a 58005i bk12: 64a 57992i bk13: 64a 57970i bk14: 64a 57864i bk15: 64a 57776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58176 n_nop=57735 n_act=8 n_pre=0 n_req=229 n_rd=408 n_write=25 bw_util=0.01489
n_activity=2348 dram_eff=0.3688
bk0: 32a 57981i bk1: 32a 57968i bk2: 0a 58174i bk3: 0a 58176i bk4: 0a 58176i bk5: 0a 58176i bk6: 0a 58176i bk7: 0a 58176i bk8: 0a 58177i bk9: 0a 58178i bk10: 44a 58057i bk11: 44a 57976i bk12: 64a 57984i bk13: 64a 57907i bk14: 64a 57760i bk15: 64a 57731i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0314047

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5350, Miss = 104, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 338
L2_cache_bank[1]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2133, Miss = 102, Miss_rate = 0.048, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1738, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2165, Miss = 101, Miss_rate = 0.047, Pending_hits = 5, Reservation_fails = 109
L2_cache_bank[5]: Access = 1851, Miss = 102, Miss_rate = 0.055, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 2181, Miss = 100, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1823, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1784, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1849, Miss = 102, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1737, Miss = 102, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1824, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 26211
L2_total_cache_misses = 1223
L2_total_cache_miss_rate = 0.0467
L2_total_cache_pending_hits = 28
L2_total_cache_reservation_fails = 447
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 61
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 338
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=53237
icnt_total_pkts_simt_to_mem=45811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
