# VSDOpen2020_TLV_RISC-V_Tutorial

For students of the VSDOpen2020 TL-Verilog RISC-V Tutorial, by Redwood EDA.

# Slides

As you listen to videos and do the lab assignments, follow along in the slides. Comments may have been added in real time to address points of confusion.

  - [Day 3 Slides](https://drive.google.com/file/d/1ZcjLzg-53It4CO3jDLofiUPZJ485JZ_g/view?usp=sharing)
  - [Day 4 - 5 Slides](https://drive.google.com/file/d/1tqvXmFru31-tezDX30jTNJoLcQk308UM/view?usp=sharing)

## Starting-point code

Use a link below to open the starting-point code for the CPU labs. Choose a link based on the month of your birth to help us distribute the load. Use "Open link in new tab" from the right-click pull-down menu.)

<a href="https://vsdopen1.makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FVSDOpen2020_TLV_RISC-V_Tutorial%2Fmaster%2Fstarting_point.tlv" target="_blank" atom_fix="_">Jan-Dec</a>
