// Seed: 2751843460
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  wand id_6, id_7, id_8, id_9;
  wire id_10;
  id_11(
      id_4, id_6 + 1, 1'b0, id_8
  );
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  logic id_3;
  logic id_4, id_5;
  initial
    if (-1);
    else id_4 <= id_1;
  assign id_3 = -1;
  assign id_3 = id_0;
  assign id_4 = -1;
  logic id_6;
  always begin : LABEL_0
    @(posedge ~-1);
  end
  supply1 id_7, id_8;
  wire id_9;
  assign id_8 = 1;
  parameter id_10 = id_10;
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_7
  );
  assign id_6 = id_4;
endmodule
