-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (47 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv18_B : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001011";
    constant ap_const_lv18_D : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001101";
    constant ap_const_lv18_3FFF5 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111110101";
    constant ap_const_lv18_3FFF3 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111110011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv16_FF40 : STD_LOGIC_VECTOR (15 downto 0) := "1111111101000000";
    constant ap_const_lv16_C0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000011000000";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv16_FF80 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110000000";
    constant ap_const_lv16_40 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";

    signal trunc_ln203_fu_986_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln203_reg_1773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln203_reg_1773_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1118_fu_990_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1118_reg_1780 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln1118_1_fu_994_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1118_1_reg_1785 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_reg_1790 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_reg_1797 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_reg_1802 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_fu_1028_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_1807 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_8_fu_1038_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_8_reg_1813 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_reg_1819 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln708_51_reg_1824 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1829 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_1078_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_reg_1834 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_1841 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_32_reg_1846 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_33_reg_1851 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_34_reg_1856 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_35_reg_1861 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_38_reg_1868 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_39_reg_1873 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_40_reg_1878 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_41_reg_1883 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_42_reg_1889 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_43_reg_1894 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_44_reg_1899 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_45_reg_1904 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_46_reg_1909 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_47_reg_1914 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_48_reg_1919 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_49_reg_1924 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_50_reg_1929 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_52_reg_1934 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_53_fu_1440_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_53_reg_1939 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_54_reg_1944 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_37_fu_1484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_37_reg_1949 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_44_fu_1489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_44_reg_1954 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_8_fu_96_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln1118_7_fu_111_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_4_fu_114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_6_fu_1209_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_6_fu_115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_5_fu_116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_3_fu_118_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1118_fu_1073_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_fu_119_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1118_7_fu_111_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_fu_119_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_20_fu_1095_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_21_fu_1102_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_22_fu_1108_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_21_fu_1124_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_5_fu_1131_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_23_fu_1135_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_24_fu_1151_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_3_fu_118_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_27_fu_1177_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_28_fu_1193_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_4_fu_114_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_5_fu_116_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_23_fu_1242_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_7_fu_1249_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_22_fu_1235_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1118_fu_1253_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_25_fu_1276_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_24_fu_1269_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_29_fu_1283_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_30_fu_1299_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_31_fu_1315_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_32_fu_1321_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_33_fu_1337_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_6_fu_115_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_34_fu_1363_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_26_fu_1379_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_35_fu_1386_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_36_fu_1402_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1118_8_fu_96_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_27_fu_1427_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_37_fu_1434_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_29_fu_1457_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln1118_9_fu_1464_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_28_fu_1450_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1118_4_fu_1468_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_s_fu_1495_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_fu_1502_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_25_fu_1517_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln1118_26_fu_1532_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_fu_1507_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_fu_1552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_32_fu_1562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_34_fu_1572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_36_fu_1582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_40_fu_1596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_43_fu_1610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_46_fu_1619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_48_fu_1629_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_36_fu_1522_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln708_37_fu_1537_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_52_fu_1651_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln703_55_fu_1667_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_1_V_fu_1547_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_2_V_fu_1557_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_V_fu_1567_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_4_V_fu_1577_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_V_fu_1586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_6_V_fu_1591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_8_V_fu_1601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_9_V_fu_1606_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_10_V_fu_1614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_11_V_fu_1624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_13_V_fu_1634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_14_V_fu_1639_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_16_V_fu_1645_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_17_V_fu_1656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_18_V_fu_1661_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_19_V_fu_1672_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal data_V_read_int_reg : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_7_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_8_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_9_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_10_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_11_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_12_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_13_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_14_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_15_int_reg : STD_LOGIC_VECTOR (15 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add_ln703_37_reg_1949 <= add_ln703_37_fu_1484_p2;
                add_ln703_44_reg_1954 <= add_ln703_44_fu_1489_p2;
                sext_ln1118_8_reg_1813 <= sext_ln1118_8_fu_1038_p1;
                    shl_ln_reg_1834(17 downto 4) <= shl_ln_fu_1078_p3(17 downto 4);
                tmp_1_reg_1790 <= data_V_read_int_reg(31 downto 16);
                tmp_2_reg_1807 <= data_V_read_int_reg(47 downto 32);
                tmp_3_reg_1802 <= data_V_read_int_reg(29 downto 16);
                tmp_4_reg_1819 <= data_V_read_int_reg(45 downto 32);
                tmp_5_reg_1829 <= data_V_read_int_reg(46 downto 32);
                tmp_s_reg_1797 <= data_V_read_int_reg(30 downto 16);
                trunc_ln1118_1_reg_1785 <= trunc_ln1118_1_fu_994_p1;
                trunc_ln1118_reg_1780 <= trunc_ln1118_fu_990_p1;
                trunc_ln203_reg_1773 <= trunc_ln203_fu_986_p1;
                trunc_ln203_reg_1773_pp0_iter1_reg <= trunc_ln203_reg_1773;
                trunc_ln708_32_reg_1846 <= sub_ln1118_22_fu_1108_p2(17 downto 2);
                trunc_ln708_33_reg_1851 <= sub_ln1118_23_fu_1135_p2(17 downto 2);
                trunc_ln708_34_reg_1856 <= sub_ln1118_24_fu_1151_p2(17 downto 2);
                trunc_ln708_35_reg_1861 <= mul_ln1118_3_fu_118_p2(17 downto 2);
                trunc_ln708_38_reg_1868 <= sub_ln1118_27_fu_1177_p2(17 downto 2);
                trunc_ln708_39_reg_1873 <= sub_ln1118_28_fu_1193_p2(17 downto 2);
                trunc_ln708_40_reg_1878 <= mul_ln1118_4_fu_114_p2(17 downto 2);
                trunc_ln708_41_reg_1883 <= mul_ln1118_5_fu_116_p2(17 downto 2);
                trunc_ln708_42_reg_1889 <= add_ln1118_fu_1253_p2(17 downto 2);
                trunc_ln708_43_reg_1894 <= sub_ln1118_29_fu_1283_p2(17 downto 2);
                trunc_ln708_44_reg_1899 <= sub_ln1118_30_fu_1299_p2(17 downto 2);
                trunc_ln708_45_reg_1904 <= sub_ln1118_32_fu_1321_p2(17 downto 2);
                trunc_ln708_46_reg_1909 <= sub_ln1118_33_fu_1337_p2(17 downto 2);
                trunc_ln708_47_reg_1914 <= mul_ln1118_6_fu_115_p2(17 downto 2);
                trunc_ln708_48_reg_1919 <= sub_ln1118_34_fu_1363_p2(17 downto 2);
                trunc_ln708_49_reg_1924 <= sub_ln1118_35_fu_1386_p2(17 downto 2);
                trunc_ln708_50_reg_1929 <= sub_ln1118_36_fu_1402_p2(17 downto 2);
                trunc_ln708_51_reg_1824 <= mul_ln1118_7_fu_111_p2(17 downto 2);
                trunc_ln708_52_reg_1934 <= mul_ln1118_8_fu_96_p2(17 downto 2);
                trunc_ln708_53_reg_1939 <= sub_ln1118_37_fu_1434_p2(17 downto 2);
                trunc_ln708_54_reg_1944 <= add_ln1118_4_fu_1468_p2(17 downto 2);
                trunc_ln708_s_reg_1841 <= mul_ln1118_fu_119_p2(17 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= acc_1_V_fu_1547_p2;
                ap_return_10_int_reg <= acc_13_V_fu_1634_p2;
                ap_return_11_int_reg <= acc_14_V_fu_1639_p2;
                    ap_return_12_int_reg(15 downto 2) <= acc_16_V_fu_1645_p2(15 downto 2);
                ap_return_13_int_reg <= acc_17_V_fu_1656_p2;
                ap_return_14_int_reg <= acc_18_V_fu_1661_p2;
                ap_return_15_int_reg <= acc_19_V_fu_1672_p2;
                ap_return_1_int_reg <= acc_2_V_fu_1557_p2;
                ap_return_2_int_reg <= acc_3_V_fu_1567_p2;
                ap_return_3_int_reg <= acc_4_V_fu_1577_p2;
                ap_return_4_int_reg <= acc_5_V_fu_1586_p2;
                ap_return_5_int_reg <= acc_6_V_fu_1591_p2;
                ap_return_6_int_reg <= acc_8_V_fu_1601_p2;
                ap_return_7_int_reg <= acc_9_V_fu_1606_p2;
                ap_return_8_int_reg <= acc_10_V_fu_1614_p2;
                ap_return_9_int_reg <= acc_11_V_fu_1624_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                data_V_read_int_reg <= data_V_read;
            end if;
        end if;
    end process;
    shl_ln_reg_1834(3 downto 0) <= "0000";
    ap_return_12_int_reg(1 downto 0) <= "00";
    acc_10_V_fu_1614_p2 <= std_logic_vector(unsigned(add_ln703_44_reg_1954) + unsigned(add_ln703_43_fu_1610_p2));
    acc_11_V_fu_1624_p2 <= std_logic_vector(unsigned(add_ln703_46_fu_1619_p2) + unsigned(trunc_ln708_35_reg_1861));
    acc_13_V_fu_1634_p2 <= std_logic_vector(unsigned(add_ln703_48_fu_1629_p2) + unsigned(trunc_ln708_35_reg_1861));
    acc_14_V_fu_1639_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(trunc_ln708_36_fu_1522_p4));
    acc_16_V_fu_1645_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(trunc_ln708_37_fu_1537_p4));
    acc_17_V_fu_1656_p2 <= std_logic_vector(unsigned(add_ln703_52_fu_1651_p2) + unsigned(trunc_ln708_38_reg_1868));
    acc_18_V_fu_1661_p2 <= std_logic_vector(unsigned(ap_const_lv16_80) + unsigned(trunc_ln_fu_1507_p4));
    acc_19_V_fu_1672_p2 <= std_logic_vector(unsigned(add_ln703_55_fu_1667_p2) + unsigned(trunc_ln708_39_reg_1873));
    acc_1_V_fu_1547_p2 <= std_logic_vector(unsigned(trunc_ln708_40_reg_1878) + unsigned(trunc_ln_fu_1507_p4));
    acc_2_V_fu_1557_p2 <= std_logic_vector(unsigned(add_ln703_fu_1552_p2) + unsigned(trunc_ln708_s_reg_1841));
    acc_3_V_fu_1567_p2 <= std_logic_vector(unsigned(add_ln703_32_fu_1562_p2) + unsigned(trunc_ln708_41_reg_1883));
    acc_4_V_fu_1577_p2 <= std_logic_vector(unsigned(add_ln703_34_fu_1572_p2) + unsigned(trunc_ln708_42_reg_1889));
    acc_5_V_fu_1586_p2 <= std_logic_vector(unsigned(add_ln703_37_reg_1949) + unsigned(add_ln703_36_fu_1582_p2));
    acc_6_V_fu_1591_p2 <= std_logic_vector(signed(ap_const_lv16_FF80) + signed(trunc_ln708_44_reg_1899));
    acc_8_V_fu_1601_p2 <= std_logic_vector(unsigned(add_ln703_40_fu_1596_p2) + unsigned(trunc_ln708_33_reg_1851));
    acc_9_V_fu_1606_p2 <= std_logic_vector(unsigned(trunc_ln708_52_reg_1934) + unsigned(trunc_ln708_34_reg_1856));
    add_ln1118_4_fu_1468_p2 <= std_logic_vector(signed(sext_ln1118_9_fu_1464_p1) + signed(shl_ln1118_28_fu_1450_p3));
    add_ln1118_fu_1253_p2 <= std_logic_vector(signed(sext_ln1118_7_fu_1249_p1) + signed(shl_ln1118_22_fu_1235_p3));
    add_ln703_32_fu_1562_p2 <= std_logic_vector(unsigned(ap_const_lv16_80) + unsigned(trunc_ln708_49_reg_1924));
    add_ln703_34_fu_1572_p2 <= std_logic_vector(unsigned(ap_const_lv16_80) + unsigned(trunc_ln708_50_reg_1929));
    add_ln703_36_fu_1582_p2 <= std_logic_vector(unsigned(trunc_ln708_32_reg_1846) + unsigned(trunc_ln708_43_reg_1894));
    add_ln703_37_fu_1484_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) + unsigned(trunc_ln708_51_reg_1824));
    add_ln703_40_fu_1596_p2 <= std_logic_vector(unsigned(ap_const_lv16_80) + unsigned(trunc_ln708_45_reg_1904));
    add_ln703_43_fu_1610_p2 <= std_logic_vector(unsigned(trunc_ln708_35_reg_1861) + unsigned(trunc_ln708_46_reg_1909));
    add_ln703_44_fu_1489_p2 <= std_logic_vector(signed(ap_const_lv16_FF40) + signed(trunc_ln708_53_fu_1440_p4));
    add_ln703_46_fu_1619_p2 <= std_logic_vector(unsigned(ap_const_lv16_100) + unsigned(trunc_ln708_47_reg_1914));
    add_ln703_48_fu_1629_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(trunc_ln708_54_reg_1944));
    add_ln703_52_fu_1651_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(trunc_ln708_48_reg_1919));
    add_ln703_55_fu_1667_p2 <= std_logic_vector(unsigned(ap_const_lv16_40) + unsigned(trunc_ln708_53_reg_1939));
    add_ln703_fu_1552_p2 <= std_logic_vector(unsigned(ap_const_lv16_C0) + unsigned(trunc_ln708_41_reg_1883));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(acc_1_V_fu_1547_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= acc_1_V_fu_1547_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_2_V_fu_1557_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_2_V_fu_1557_p2;
        end if; 
    end process;


    ap_return_10_assign_proc : process(acc_13_V_fu_1634_p2, ap_ce_reg, ap_return_10_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_10 <= ap_return_10_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_10 <= acc_13_V_fu_1634_p2;
        end if; 
    end process;


    ap_return_11_assign_proc : process(acc_14_V_fu_1639_p2, ap_ce_reg, ap_return_11_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_11 <= ap_return_11_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_11 <= acc_14_V_fu_1639_p2;
        end if; 
    end process;


    ap_return_12_assign_proc : process(acc_16_V_fu_1645_p2, ap_ce_reg, ap_return_12_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_12 <= ap_return_12_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_12 <= acc_16_V_fu_1645_p2;
        end if; 
    end process;


    ap_return_13_assign_proc : process(acc_17_V_fu_1656_p2, ap_ce_reg, ap_return_13_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_13 <= ap_return_13_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_13 <= acc_17_V_fu_1656_p2;
        end if; 
    end process;


    ap_return_14_assign_proc : process(acc_18_V_fu_1661_p2, ap_ce_reg, ap_return_14_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_14 <= ap_return_14_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_14 <= acc_18_V_fu_1661_p2;
        end if; 
    end process;


    ap_return_15_assign_proc : process(acc_19_V_fu_1672_p2, ap_ce_reg, ap_return_15_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_15 <= ap_return_15_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_15 <= acc_19_V_fu_1672_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_3_V_fu_1567_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_3_V_fu_1567_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_4_V_fu_1577_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_4_V_fu_1577_p2;
        end if; 
    end process;


    ap_return_4_assign_proc : process(acc_5_V_fu_1586_p2, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= acc_5_V_fu_1586_p2;
        end if; 
    end process;


    ap_return_5_assign_proc : process(acc_6_V_fu_1591_p2, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= acc_6_V_fu_1591_p2;
        end if; 
    end process;


    ap_return_6_assign_proc : process(acc_8_V_fu_1601_p2, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= acc_8_V_fu_1601_p2;
        end if; 
    end process;


    ap_return_7_assign_proc : process(acc_9_V_fu_1606_p2, ap_ce_reg, ap_return_7_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_7 <= ap_return_7_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_7 <= acc_9_V_fu_1606_p2;
        end if; 
    end process;


    ap_return_8_assign_proc : process(acc_10_V_fu_1614_p2, ap_ce_reg, ap_return_8_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_8 <= ap_return_8_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_8 <= acc_10_V_fu_1614_p2;
        end if; 
    end process;


    ap_return_9_assign_proc : process(acc_11_V_fu_1624_p2, ap_ce_reg, ap_return_9_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_9 <= ap_return_9_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_9 <= acc_11_V_fu_1624_p2;
        end if; 
    end process;

    mul_ln1118_3_fu_118_p1 <= sext_ln1118_fu_1073_p1(16 - 1 downto 0);
    mul_ln1118_3_fu_118_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3FFF3) * signed(mul_ln1118_3_fu_118_p1))), 18));
    mul_ln1118_4_fu_114_p1 <= sext_ln1118_6_fu_1209_p1(16 - 1 downto 0);
    mul_ln1118_4_fu_114_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_B) * signed(mul_ln1118_4_fu_114_p1))), 18));
    mul_ln1118_5_fu_116_p1 <= sext_ln1118_6_fu_1209_p1(16 - 1 downto 0);
    mul_ln1118_5_fu_116_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3FFF5) * signed(mul_ln1118_5_fu_116_p1))), 18));
    mul_ln1118_6_fu_115_p1 <= sext_ln1118_6_fu_1209_p1(16 - 1 downto 0);
    mul_ln1118_6_fu_115_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_D) * signed(mul_ln1118_6_fu_115_p1))), 18));
    mul_ln1118_7_fu_111_p1 <= tmp_2_fu_1028_p4;
    mul_ln1118_7_fu_111_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_D) * signed(mul_ln1118_7_fu_111_p1))), 18));
    mul_ln1118_8_fu_96_p1 <= sext_ln1118_8_reg_1813(16 - 1 downto 0);
    mul_ln1118_8_fu_96_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv18_B) * signed(mul_ln1118_8_fu_96_p1))), 18));
    mul_ln1118_fu_119_p1 <= sext_ln1118_fu_1073_p1(16 - 1 downto 0);
    mul_ln1118_fu_119_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv18_3FFF5) * signed(mul_ln1118_fu_119_p1))), 18));
        sext_ln1118_5_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_21_fu_1124_p3),18));

        sext_ln1118_6_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_reg_1790),18));

        sext_ln1118_7_fu_1249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_23_fu_1242_p3),18));

        sext_ln1118_8_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_1028_p4),18));

        sext_ln1118_9_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_29_fu_1457_p3),18));

        sext_ln1118_fu_1073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln203_reg_1773),18));

    shl_ln1118_20_fu_1095_p3 <= (trunc_ln1118_1_reg_1785 & ap_const_lv3_0);
    shl_ln1118_21_fu_1124_p3 <= (trunc_ln203_reg_1773 & ap_const_lv1_0);
    shl_ln1118_22_fu_1235_p3 <= (tmp_s_reg_1797 & ap_const_lv3_0);
    shl_ln1118_23_fu_1242_p3 <= (tmp_1_reg_1790 & ap_const_lv1_0);
    shl_ln1118_24_fu_1269_p3 <= (tmp_3_reg_1802 & ap_const_lv4_0);
    shl_ln1118_25_fu_1276_p3 <= (tmp_1_reg_1790 & ap_const_lv2_0);
    shl_ln1118_26_fu_1379_p3 <= (tmp_4_reg_1819 & ap_const_lv4_0);
    shl_ln1118_27_fu_1427_p3 <= (tmp_2_reg_1807 & ap_const_lv2_0);
    shl_ln1118_28_fu_1450_p3 <= (tmp_5_reg_1829 & ap_const_lv3_0);
    shl_ln1118_29_fu_1457_p3 <= (tmp_2_reg_1807 & ap_const_lv1_0);
    shl_ln1118_s_fu_1495_p3 <= (trunc_ln203_reg_1773_pp0_iter1_reg & ap_const_lv2_0);
    shl_ln_fu_1078_p3 <= (trunc_ln1118_reg_1780 & ap_const_lv4_0);
    sub_ln1118_21_fu_1102_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(shl_ln1118_20_fu_1095_p3));
    sub_ln1118_22_fu_1108_p2 <= std_logic_vector(unsigned(sub_ln1118_21_fu_1102_p2) - unsigned(sext_ln1118_fu_1073_p1));
    sub_ln1118_23_fu_1135_p2 <= std_logic_vector(unsigned(sub_ln1118_21_fu_1102_p2) - unsigned(sext_ln1118_5_fu_1131_p1));
    sub_ln1118_24_fu_1151_p2 <= std_logic_vector(unsigned(shl_ln_fu_1078_p3) - unsigned(sext_ln1118_5_fu_1131_p1));
    sub_ln1118_25_fu_1517_p2 <= std_logic_vector(unsigned(shl_ln1118_s_fu_1495_p3) - unsigned(shl_ln_reg_1834));
    sub_ln1118_26_fu_1532_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(shl_ln_reg_1834));
    sub_ln1118_27_fu_1177_p2 <= std_logic_vector(unsigned(shl_ln1118_20_fu_1095_p3) - unsigned(sext_ln1118_fu_1073_p1));
    sub_ln1118_28_fu_1193_p2 <= std_logic_vector(unsigned(shl_ln_fu_1078_p3) - unsigned(sext_ln1118_fu_1073_p1));
    sub_ln1118_29_fu_1283_p2 <= std_logic_vector(unsigned(shl_ln1118_25_fu_1276_p3) - unsigned(shl_ln1118_24_fu_1269_p3));
    sub_ln1118_30_fu_1299_p2 <= std_logic_vector(unsigned(shl_ln1118_24_fu_1269_p3) - unsigned(sext_ln1118_7_fu_1249_p1));
    sub_ln1118_31_fu_1315_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(shl_ln1118_22_fu_1235_p3));
    sub_ln1118_32_fu_1321_p2 <= std_logic_vector(unsigned(sub_ln1118_31_fu_1315_p2) - unsigned(sext_ln1118_7_fu_1249_p1));
    sub_ln1118_33_fu_1337_p2 <= std_logic_vector(unsigned(shl_ln1118_24_fu_1269_p3) - unsigned(shl_ln1118_25_fu_1276_p3));
    sub_ln1118_34_fu_1363_p2 <= std_logic_vector(signed(sext_ln1118_7_fu_1249_p1) - signed(shl_ln1118_24_fu_1269_p3));
    sub_ln1118_35_fu_1386_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(shl_ln1118_26_fu_1379_p3));
    sub_ln1118_36_fu_1402_p2 <= std_logic_vector(unsigned(shl_ln1118_26_fu_1379_p3) - unsigned(sext_ln1118_8_reg_1813));
    sub_ln1118_37_fu_1434_p2 <= std_logic_vector(unsigned(shl_ln1118_27_fu_1427_p3) - unsigned(shl_ln1118_26_fu_1379_p3));
    sub_ln1118_fu_1502_p2 <= std_logic_vector(unsigned(shl_ln_reg_1834) - unsigned(shl_ln1118_s_fu_1495_p3));
    tmp_2_fu_1028_p4 <= data_V_read_int_reg(47 downto 32);
    trunc_ln1118_1_fu_994_p1 <= data_V_read_int_reg(15 - 1 downto 0);
    trunc_ln1118_fu_990_p1 <= data_V_read_int_reg(14 - 1 downto 0);
    trunc_ln203_fu_986_p1 <= data_V_read_int_reg(16 - 1 downto 0);
    trunc_ln708_36_fu_1522_p4 <= sub_ln1118_25_fu_1517_p2(17 downto 2);
    trunc_ln708_37_fu_1537_p4 <= sub_ln1118_26_fu_1532_p2(17 downto 2);
    trunc_ln708_53_fu_1440_p4 <= sub_ln1118_37_fu_1434_p2(17 downto 2);
    trunc_ln_fu_1507_p4 <= sub_ln1118_fu_1502_p2(17 downto 2);
end behav;
