Model {
  Name			  "satcorr_108"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.338"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jan 19 08:22:55 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "siemion"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Jun 08 19:20:43 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:338>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "5000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RandomNumber
      Mean		      "0"
      Variance		      "1"
      Seed		      "0"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "satcorr_108"
    Location		    [6, 74, 1002, 698]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [62, 190, 113, 240]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      directory		      "./satcorr_1/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "41.6667"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Band-Limited\nWhite Noise"
      Ports		      [0, 1]
      Position		      [20, 300, 50, 330]
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      ShowPortLabels	      on
      Cov		      "[0.1]"
      Ts		      "0.1"
      seed		      "[23341]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      Position		      [20, 500, 50, 520]
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant18"
      Position		      [1040, 830, 1070, 860]
      Value		      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [2255, 345, 2285, 375]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [1070, 751, 1085, 769]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      on
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      Position		      [1025, 680, 1055, 710]
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [1, 1]
      Position		      [2755, 396, 2795, 434]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Free Running"
      n_bits		      "32"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      on
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_0"
      Ports		      [5, 2]
      Position		      [655, 163, 740, 237]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "2"
      mult_latency	      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_1"
      Ports		      [5, 2]
      Position		      [655, 253, 740, 327]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "2"
      mult_latency	      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_2"
      Ports		      [5, 2]
      Position		      [655, 358, 740, 432]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag3"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "2"
      mult_latency	      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "DDC0_3"
      Ports		      [5, 2]
      Position		      [655, 448, 740, 522]
      BackgroundColor	      "magenta"
      UserDataPersistent      on
      UserData		      "DataTag4"
      SourceBlock	      "ddc_library/DDC"
      SourceType	      "DDC"
      ShowPortLabels	      on
      freq_div		      "4"
      lo_freq		      "1"
      num_inputs	      "4"
      lo_bitwidth	      "8"
      lpfir_coeff	      ".9 * [-0.0161   -0.0428   -0.0504   -0.0249    "
"0.0354    0.1170    0.1948    0.2422    0.2422    0.1948    0.1170  0.0354   "
"-0.0249   -0.0504   -0.0428   -0.0161]"
      BitWidthOut	      "8"
      quantization	      "Round  (unbiased: Even Values)"
      add_latency	      "2"
      mult_latency	      "4"
    }
    Block {
      BlockType		      Reference
      Name		      "Delay1"
      Ports		      [1, 1]
      Position		      [1246, 885, 1274, 910]
      Orientation	      "down"
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "1"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay2"
      Ports		      [1, 1]
      Position		      [1320, 185, 1340, 205]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay3"
      Ports		      [1, 1]
      Position		      [2665, 375, 2685, 395]
      Orientation	      "down"
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "4"
      reg_retiming	      on
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      on
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay4"
      Ports		      [1, 1]
      Position		      [1320, 365, 1340, 385]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay5"
      Ports		      [1, 1]
      Position		      [645, 890, 665, 910]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      on
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay6"
      Ports		      [1, 1]
      Position		      [670, 775, 690, 795]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      on
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay7"
      Ports		      [1, 1]
      Position		      [2660, 455, 2680, 475]
      Orientation	      "down"
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      on
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      From
      Name		      "From10"
      Position		      [2180, 209, 2275, 231]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant12_pol12_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From11"
      Position		      [2245, 294, 2340, 316]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_rnd"
    }
    Block {
      BlockType		      From
      Name		      "From12"
      Position		      [85, 1101, 175, 1119]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From13"
      Position		      [85, 1077, 175, 1093]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From14"
      Position		      [580, 222, 645, 238]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc"
    }
    Block {
      BlockType		      From
      Name		      "From15"
      Position		      [85, 1027, 175, 1043]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From16"
      Position		      [580, 312, 645, 328]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc"
    }
    Block {
      BlockType		      From
      Name		      "From17"
      Position		      [580, 417, 645, 433]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc"
    }
    Block {
      BlockType		      From
      Name		      "From18"
      Position		      [580, 507, 645, 523]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_adc"
    }
    Block {
      BlockType		      From
      Name		      "From19"
      Position		      [1235, 501, 1290, 519]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "fft_shift"
    }
    Block {
      BlockType		      From
      Name		      "From2"
      Position		      [1240, 321, 1295, 339]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "fft_shift"
    }
    Block {
      BlockType		      From
      Name		      "From23"
      Position		      [85, 1051, 175, 1069]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From24"
      Position		      [85, 1002, 175, 1018]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "input_sel"
    }
    Block {
      BlockType		      From
      Name		      "From3"
      Position		      [485, 859, 540, 871]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "arm_rst"
    }
    Block {
      BlockType		      From
      Name		      "From32"
      Position		      [1740, 241, 1830, 259]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From33"
      Position		      [1740, 261, 1830, 279]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_fft"
    }
    Block {
      BlockType		      From
      Name		      "From34"
      Position		      [1740, 281, 1830, 299]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From35"
      Position		      [1740, 301, 1830, 319]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_fft"
    }
    Block {
      BlockType		      From
      Name		      "From36"
      Position		      [1740, 321, 1830, 339]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_ant1_fft"
    }
    Block {
      BlockType		      From
      Name		      "From4"
      Position		      [375, 823, 435, 837]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "sync_rst"
    }
    Block {
      BlockType		      From
      Name		      "From47"
      Position		      [1740, 341, 1830, 359]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "coeff"
    }
    Block {
      BlockType		      From
      Name		      "From48"
      Position		      [1740, 361, 1830, 379]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "coeff_en"
    }
    Block {
      BlockType		      From
      Name		      "From49"
      Position		      [1740, 381, 1830, 399]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "coeff_addr"
    }
    Block {
      BlockType		      From
      Name		      "From6"
      Position		      [435, 187, 525, 203]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From7"
      Position		      [435, 276, 525, 294]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant1_pol2_adc"
    }
    Block {
      BlockType		      From
      Name		      "From8"
      Position		      [435, 382, 525, 398]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol1_adc"
    }
    Block {
      BlockType		      From
      Name		      "From9"
      Position		      [435, 471, 525, 489]
      ShowName		      off
      CloseFcn		      "tagdialog Close"
      GotoTag		      "ant2_pol2_adc"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [625, 1034, 680, 1056]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      Position		      [1435, 942, 1510, 958]
      ShowName		      off
      GotoTag		      "use_sram_tvg"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto1"
      Position		      [1435, 962, 1515, 978]
      ShowName		      off
      GotoTag		      "use_fft_tvg"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto10"
      Position		      [700, 832, 765, 848]
      ShowName		      off
      GotoTag		      "sync_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto17"
      Position		      [1525, 192, 1610, 208]
      ShowName		      off
      GotoTag		      "sync_ant1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto18"
      Position		      [1525, 232, 1610, 248]
      ShowName		      off
      GotoTag		      "ant1_pol1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto19"
      Position		      [1525, 272, 1610, 288]
      ShowName		      off
      GotoTag		      "ant1_pol2_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto2"
      Position		      [1435, 983, 1510, 997]
      ShowName		      off
      GotoTag		      "arm_rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto20"
      Position		      [1525, 412, 1610, 428]
      ShowName		      off
      GotoTag		      "ant2_pol1_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto21"
      Position		      [1525, 452, 1610, 468]
      ShowName		      off
      GotoTag		      "ant2_pol2_fft"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto22"
      Position		      [1435, 922, 1510, 938]
      ShowName		      off
      GotoTag		      "input_sel"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto23"
      Position		      [2040, 277, 2125, 293]
      ShowName		      off
      GotoTag		      "ant12_pol12_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto24"
      Position		      [2040, 352, 2125, 368]
      ShowName		      off
      GotoTag		      "sync_rnd"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto3"
      Position		      [1435, 1003, 1515, 1017]
      ShowName		      off
      GotoTag		      "sync_rst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto34"
      Position		      [1410, 682, 1485, 698]
      ShowName		      off
      GotoTag		      "coeff"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto35"
      Position		      [1405, 712, 1480, 728]
      ShowName		      off
      GotoTag		      "coeff_en"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto37"
      Position		      [1405, 737, 1480, 753]
      ShowName		      off
      GotoTag		      "coeff_addr"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto4"
      Position		      [1435, 1022, 1520, 1038]
      ShowName		      off
      GotoTag		      "fft_shift"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto5"
      Position		      [685, 857, 735, 873]
      ShowName		      off
      GotoTag		      "mrst"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto6"
      Position		      [355, 307, 440, 323]
      ShowName		      off
      GotoTag		      "ant1_pol1_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto7"
      Position		      [355, 366, 440, 384]
      ShowName		      off
      GotoTag		      "ant1_pol2_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto8"
      Position		      [355, 591, 445, 609]
      ShowName		      off
      GotoTag		      "ant2_pol1_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto9"
      Position		      [355, 650, 445, 670]
      ShowName		      off
      GotoTag		      "ant2_pol2_adc"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical3"
      Ports		      [4, 1]
      Position		      [255, 460, 285, 525]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "2"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical4"
      Ports		      [4, 1]
      Position		      [250, 745, 280, 810]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "2"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical5"
      Ports		      [2, 1]
      Position		      [1365, 710, 1385, 730]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical7"
      Ports		      [3, 1]
      Position		      [495, 812, 530, 848]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "OR"
      inputs		      "3"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "1"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ModelSim"
      Ports		      []
      Position		      [207, 196, 272, 244]
      FontName		      "Arial"
      SourceBlock	      "xbsIndex_r3/ModelSim"
      SourceType	      "ModelSim HDL Co-Simulation Interface"
      dir		      "./modelsim"
      waveform		      on
      leave_open	      on
      skip_compile	      off
      custom_scripts	      off
      startup_timeout	      "40"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux1"
      Ports		      [5, 1]
      Position		      [195, 1002, 215, 1118]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "4"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "2"
      explicit_period	      on
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator"
      Ports		      [0, 1]
      Position		      [15, 426, 55, 464]
      ShowName		      off
      Period		      "2^27"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [1]
      Position		      [745, 1004, 775, 1036]
      Location		      [202, 206, 896, 460]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      YMin		      "-1"
      YMax		      "1"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice10"
      Ports		      [1, 1]
      Position		      [2315, 211, 2340, 229]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "24"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice13"
      Ports		      [1, 1]
      Position		      [2315, 231, 2340, 249]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice14"
      Ports		      [1, 1]
      Position		      [2315, 251, 2340, 269]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "8"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice15"
      Ports		      [1, 1]
      Position		      [2315, 271, 2340, 289]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "8"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice16"
      Ports		      [1, 1]
      Position		      [2460, 371, 2485, 389]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "3"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice17"
      Ports		      [1, 1]
      Position		      [1285, 921, 1310, 939]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "2"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "20"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice20"
      Ports		      [1, 1]
      Position		      [1295, 706, 1320, 724]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "17"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice21"
      Ports		      [1, 1]
      Position		      [1285, 1021, 1310, 1039]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "16"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice22"
      Ports		      [1, 1]
      Position		      [1295, 736, 1320, 754]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "10"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "20"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [1285, 1001, 1310, 1019]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice6"
      Ports		      [1, 1]
      Position		      [1285, 981, 1310, 999]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "17"
      base0		      "LSB of Input"
      boolean_output	      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice7"
      Ports		      [1, 1]
      Position		      [1285, 961, 1310, 979]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "18"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice8"
      Ports		      [1, 1]
      Position		      [1285, 941, 1310, 959]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "19"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice9"
      Ports		      [1, 1]
      Position		      [1295, 681, 1320, 699]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Lower Bit Location + Width"
      nbits		      "17"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [135, 194, 181, 237]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      ""
      ShowPortLabels	      on
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "adc0_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "27"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      SubSystem
      Name		      "acc_len"
      Ports		      [2, 1]
      Position		      [2575, 325, 2645, 380]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"acc_len"
	Location		[423, 262, 927, 542]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 83, 45, 97]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "acc_len"
	  Position		  [85, 28, 115, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [80, 66, 120, 114]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "8"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [365, 112, 400, 148]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [9, 1]
	  Position		  [200, 62, 215, 208]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "8"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  Ports			  [3, 1]
	  Position		  [295, 98, 340, 142]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [150, 128, 180, 142]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "3"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [150, 98, 180, 112]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "1"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice18"
	  Ports			  [1, 1]
	  Position		  [150, 113, 180, 127]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "2"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice19"
	  Ports			  [1, 1]
	  Position		  [150, 188, 180, 202]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "7"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [150, 158, 180, 172]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "5"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice22"
	  Ports			  [1, 1]
	  Position		  [150, 173, 180, 187]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "6"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice23"
	  Ports			  [1, 1]
	  Position		  [150, 143, 180, 157]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "4"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice24"
	  Ports			  [1, 1]
	  Position		  [150, 28, 180, 42]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "3"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice25"
	  Ports			  [1, 1]
	  Position		  [150, 83, 180, 97]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [230, 126, 265, 144]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "edge"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "new_acc"
	  Position		  [420, 123, 450, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice22"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Slice23"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Slice18"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice25"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125; 220, 0]
	    Branch {
	      DstBlock		      "Register4"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [70, 0]
	      DstBlock		      "Logical2"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "acc_len"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Slice24"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		Points			[0, 15]
		Branch {
		  Points		  [0, 15]
		  Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Slice20"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    Branch {
		    DstBlock		    "Slice22"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Slice19"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "Slice23"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Slice18"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice17"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice25"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice24"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "edge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice19"
	  SrcPort		  1
	  DstBlock		  "Mux1"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "edge"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Register4"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "new_acc"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "acc_num"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2830, 400, 2930, 430]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "satcorr_1_acc_num_user_data_in"
    }
    Block {
      BlockType		      Reference
      Name		      "adc0"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [95, 279, 240, 541]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      ""
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc0"
      adc_clk_rate	      "108"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "adc1"
      Tag		      "xps:adc"
      Ports		      [4, 17]
      Position		      [90, 564, 235, 826]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/adc"
      SourceType	      ""
      ShowPortLabels	      on
      adc_brd		      "iBOB:adc1"
      adc_clk_rate	      "108"
      adc_interleave	      off
      sample_period	      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "adc_sum_sq"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [395, 1045, 495, 1075]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "To Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "14"
      sample_period	      "1"
      gw_name		      "satcorr_1_adc_sum_sq_user_data_in"
    }
    Block {
      BlockType		      SubSystem
      Name		      "calc_adc_sum_sq"
      Ports		      [4, 1]
      Position		      [310, 1023, 370, 1092]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "3|2"
      System {
	Name			"calc_adc_sum_sq"
	Location		[476, 102, 1488, 756]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [65, 98, 95, 112]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [60, 138, 90, 152]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [60, 173, 90, 187]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [65, 208, 95, 222]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Accumulator"
	  Ports			  [2, 1]
	  Position		  [680, 112, 730, 163]
	  SourceBlock		  "xbsIndex_r3/Accumulator"
	  SourceType		  "Xilinx Accumulator"
	  n_bits		  "32"
	  overflow		  "Wrap"
	  operation		  "Add"
	  scale			  "1"
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  hasbypass		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  gen_core		  off
	  use_rpm		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter"
	  Ports			  [0, 1]
	  Position		  [150, 24, 195, 56]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "2"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [0, 1]
	  Position		  [210, 272, 280, 328]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "16"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [425, 97, 475, 148]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  on
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  off
	  pipeline		  on
	  use_rpm		  on
	  placement_style	  "Rectangular Shape"
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [5, 1]
	  Position		  [290, 79, 315, 171]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "4"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  mux_type		  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [2, 1]
	  Position		  [935, 128, 980, 177]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  off
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice"
	  Ports			  [1, 1]
	  Position		  [350, 276, 395, 304]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "1"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge"
	  Ports			  [1, 1]
	  Position		  [440, 273, 500, 307]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "negedge"
	    Location		    [547, 417, 1017, 558]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [330, 70, 375, 100]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      pipeline		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [135, 78, 185, 112]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [415, 78, 445, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sum_sq"
	  Position		  [1015, 148, 1045, 162]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Accumulator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator"
	  SrcPort		  1
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sum_sq"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [0, -15]
	    DstBlock		    "Mult"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Mult"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Counter"
	  SrcPort		  1
	  Points		  [35, 0; 0, 45]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [0, -10]
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice"
	  SrcPort		  1
	  DstBlock		  "negedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "negedge"
	  SrcPort		  1
	  Points		  [75, 0; -5, 0]
	  Branch {
	    Points		    [0, -140]
	    DstBlock		    "Accumulator"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [245, 0; 0, -125]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [90, 0; 0, -55]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [110, 0; 0, -50]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat"
      Ports		      [4, 1]
      Position		      [300, 282, 340, 343]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat4"
      Ports		      [4, 1]
      Position		      [300, 342, 340, 403]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat4"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat5"
      Ports		      [4, 1]
      Position		      [300, 567, 340, 628]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat5"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "concat6"
      Ports		      [4, 1]
      Position		      [300, 627, 340, 688]
      ShowName		      off
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"concat6"
	Location		[63, 226, 338, 301]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [25, 43, 55, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [25, 58, 55, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In4"
	  Position		  [25, 73, 55, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [4, 1]
	  Position		  [225, 29, 275, 86]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "R1"
	  Ports			  [1, 1]
	  Position		  [90, 44, 135, 56]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R2"
	  Ports			  [1, 1]
	  Position		  [90, 59, 135, 71]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "R3"
	  Ports			  [1, 1]
	  Position		  [90, 74, 135, 86]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [90, 29, 135, 41]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [300, 53, 330, 67]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "R1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "R3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "R2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "R1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "ctrl_sw"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1105, 830, 1205, 860]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "satcorr_1_ctrl_sw_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat"
      Ports		      [1, 4]
      Position		      [540, 162, 580, 223]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat1"
      Ports		      [1, 4]
      Position		      [540, 252, 580, 313]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat1"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat2"
      Ports		      [1, 4]
      Position		      [540, 357, 580, 418]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat2"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat3"
      Ports		      [1, 4]
      Position		      [540, 447, 580, 508]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat3"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 15]
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "decat4"
      Ports		      [1, 4]
      Position		      [240, 1027, 280, 1088]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"decat4"
	Location		[665, 490, 1003, 630]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [25, 28, 55, 42]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 44, 190, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret2"
	  Ports			  [1, 1]
	  Position		  [145, 29, 190, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [145, 59, 190, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [145, 74, 190, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice15"
	  Ports			  [1, 1]
	  Position		  [95, 59, 125, 71]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "8"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice16"
	  Ports			  [1, 1]
	  Position		  [95, 44, 125, 56]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice17"
	  Ports			  [1, 1]
	  Position		  [95, 29, 125, 41]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "24"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice9"
	  Ports			  [1, 1]
	  Position		  [95, 74, 125, 86]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "8"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [215, 28, 245, 42]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [215, 43, 245, 57]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [215, 58, 245, 72]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  Position		  [215, 73, 245, 87]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice9"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice15"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice16"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice17"
	  SrcPort		  1
	  DstBlock		  "Reinterpret2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 15]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"Slice15"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Slice9"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Slice16"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice17"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "dir_x"
      Ports		      [5]
      Position		      [2715, 225, 2830, 345]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"dir_x"
	Location		[-24, 175, 988, 802]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "a"
	  Position		  [15, 88, 45, 102]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b"
	  Position		  [180, 28, 210, 42]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [340, 23, 370, 37]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  Position		  [510, 23, 540, 37]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "new_acc"
	  Position		  [15, 123, 45, 137]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "aa"
	  Ports			  [3, 1]
	  Position		  [90, 83, 195, 137]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "aa"
	    Location		    [79, 204, 963, 725]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [460, 16, 510, 69]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [175, 202, 200, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [550, 59, 590, 91]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [645, 46, 725, 104]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      ForegroundColor	      "red"
	      BackgroundColor	      "yellow"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_br*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_br*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_br*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  ForegroundColor	  "red"
		  BackgroundColor	  "yellow"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_br*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc_32bit"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc_32bit"
		Location		[187, 264, 838, 635]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [355, 65, 400, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [585, 43, 615, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [355, 13, 385, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; 195, 0; 0, -10]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [120, 0; 0, -35]
		  Branch {
		    Points		    [-390, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc_32bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -120; 90, 0]
	      Branch {
		DstBlock		"vacc_32bit"
		DstPort			2
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      2
	      Points		      [30, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ab"
	  Ports			  [3, 1]
	  Position		  [245, 84, 355, 146]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ab"
	    Location		    [25, 236, 909, 757]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [595, 21, 645, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [595, 194, 635, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [600, 104, 640, 136]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_sl*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_sl*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_sl*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_sl*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_sl*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_sl*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 181, 755, 239]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 91, 755, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[289, 333, 940, 704]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 90, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [30, 0; 110, -5; 0, 50]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 120, 5]
	      Branch {
		Points			[35, 0; 0, 50]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [30, 0; 100, -5; 0, 85]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 90, 5; 0, 85]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ac"
	  Ports			  [3, 1]
	  Position		  [420, 79, 530, 141]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ac"
	    Location		    [273, 244, 1157, 765]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [595, 21, 645, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [605, 104, 645, 136]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [590, 194, 630, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag10"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_em*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_em*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_em*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_em*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [715, 186, 795, 244]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 91, 755, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 90, 5; 0, 90]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [30, 0; 100, -5; 0, 85]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 120, 5]
	      Branch {
		Points			[35, 0; 0, 50]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [30, 0; 110, -5; 0, 50]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 75, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ad"
	  Ports			  [3, 1]
	  Position		  [700, 52, 810, 118]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "ad"
	    Location		    [65, 141, 1116, 674]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [570, 26, 620, 79]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [575, 109, 615, 141]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [570, 199, 610, 231]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_em*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_em*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_em*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_em*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [650, 186, 730, 244]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [650, 96, 730, 154]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 75, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -55]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [115, 0; 0, 50]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [105, 0; 0, 85]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [95, 0; 0, 85]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [125, 0]
	      Branch {
		Points			[35, 0; 0, 50]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bb"
	  Ports			  [3, 1]
	  Position		  [245, 168, 350, 222]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bb"
	    Location		    [79, 204, 963, 725]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [460, 16, 510, 69]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [175, 202, 200, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [475, 59, 515, 91]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [535, 46, 615, 104]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag13"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_br*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_br*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_br*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_br*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc_32bit"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc_32bit"
		Location		[187, 264, 838, 635]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [355, 65, 400, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [585, 43, 615, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [355, 13, 385, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [120, 0; 0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-390, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -45; 195, 0; 0, -10]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      2
	      Points		      [30, 0]
	      Branch {
		Points			[0, -40]
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -120; 90, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"vacc_32bit"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc_32bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bc"
	  Ports			  [3, 1]
	  Position		  [405, 174, 515, 236]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bc"
	    Location		    [273, 244, 1157, 765]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [595, 21, 645, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [580, 194, 620, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [605, 104, 645, 136]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag16"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_sl*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_sl*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_sl*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_sl*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_sl*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_sl*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_sl*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 181, 755, 239]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 91, 755, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 85, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [30, 0; 110, -5; 0, 50]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 120, 5]
	      Branch {
		Points			[35, 0; 0, 50]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [30, 0; 100, -5; 0, 85]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 90, 5; 0, 85]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bd"
	  Ports			  [3, 1]
	  Position		  [705, 149, 815, 211]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "bd"
	    Location		    [273, 244, 1157, 765]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [595, 21, 645, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [590, 119, 630, 151]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [585, 194, 625, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_em*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_em*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_em*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_em*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_em*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_em*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 181, 755, 239]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 106, 755, 164]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 90, 5; 0, 85]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [30, 0; 100, -5; 0, 85]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 120, 5]
	      Branch {
		Points			[35, 0]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [30, 0; 110, -5; 0, 65]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 75, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		Points			[10, 0]
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cc"
	  Ports			  [3, 1]
	  Position		  [410, 253, 515, 307]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "cc"
	    Location		    [79, 204, 963, 725]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [460, 16, 510, 69]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [175, 202, 200, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [470, 59, 510, 91]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [655, 46, 735, 104]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag19"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_br*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_br*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_br*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_br*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc_32bit"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc_32bit"
		Location		[187, 264, 838, 635]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [355, 65, 400, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [585, 43, 615, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [355, 13, 385, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -45; 195, 0; 0, -10]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [120, 0; 0, -35]
		  Branch {
		    Points		    [-390, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc_32bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -120; 90, 0]
	      Branch {
		DstBlock		"vacc_32bit"
		DstPort			2
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      2
	      Points		      [30, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		Points			[0, -40]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cd"
	  Ports			  [3, 1]
	  Position		  [735, 254, 845, 316]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "cd"
	    Location		    [273, 244, 1157, 765]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [595, 21, 645, 74]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [170, 202, 195, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [595, 194, 635, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [610, 104, 650, 136]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_br*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_br*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_br*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_br*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 181, 755, 239]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [675, 91, 755, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc1"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc1"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc2"
	      Ports		      [2, 2]
	      Position		      [330, 121, 405, 159]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc2"
		Location		[453, 329, 1104, 700]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [265, 65, 310, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "16"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 43, 390, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [360, 13, 390, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-180, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [10, 0; 0, -65]
	      Branch {
		DstBlock		"vacc2"
		DstPort			2
	      }
	      Branch {
		Points			[0, -55; 80, 0]
		Branch {
		  DstBlock		  "vacc1"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      2
	      Points		      [60, 0; 0, 25]
	      DstBlock		      "vacc2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      1
	      Points		      [30, 0; 110, -5; 0, 50]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc1"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 120, 5]
	      Branch {
		Points			[35, 0; 0, 50]
		DstBlock		"real"
		DstPort			3
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      1
	      Points		      [30, 0; 100, -5; 0, 85]
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -10; 20, 0; 90, 5; 0, 85]
	      DstBlock		      "imag"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 0, 50]
	      Branch {
		DstBlock		"real"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"imag"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dd"
	  Ports			  [3, 1]
	  Position		  [750, 343, 855, 397]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "dd"
	    Location		    [79, 204, 963, 725]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a+bi"
	      Position		      [15, 63, 45, 77]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c+di"
	      Position		      [15, 133, 45, 147]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [105, 208, 135, 222]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [460, 16, 510, 69]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "11"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [175, 202, 200, 228]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "5"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [470, 59, 510, 91]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [535, 46, 615, 104]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      ""
	      ShowPortLabels	      on
	      arith_type	      "Signed  (2's comp)"
	      addr_width	      "11"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [70, 49, 110, 91]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [70, 119, 110, 161]
	      AttributesFormatString  "4_3 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=@1;bin_pt=@2;"
	      MaskInitialization      "annotation=sprintf('%d_%d r/i',n_bits,b"
"in_pt);\nset_param(gcb,'AttributesFormatString',annotation);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "bin_pt"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "cmult*"
	      Ports		      [4, 2]
	      Position		      [160, 56, 200, 119]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"cmult_4bit_br*"
		DialogParameters {
		  mult_latency		  "3"
		  add_latency		  "2"
		}
	      }
	      BlockChoice	      "cmult_4bit_br*"
	      TemplateBlock	      "casper_library/Multipliers/cmult*"
	      MemberBlocks	      "cmult_4bit_br*,cmult_4bit_em*,cmult_4bi"
"t_sl*"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "cmult*"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"cmult*"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [20, 160, 40, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "cmult_4bit_br*"
		  Ports			  [4, 2]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Multipliers/cmult_4b"
"it_br*"
		  SourceType		  ""
		  ShowPortLabels	  on
		  mult_latency		  "3"
		  add_latency		  "2"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  DstBlock		  "cmult_4bit_br*"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmult_4bit_br*"
		  SrcPort		  2
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "vacc_32bit"
	      Ports		      [2, 2]
	      Position		      [330, 66, 405, 104]
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      System {
		Name			"vacc_32bit"
		Location		[187, 264, 838, 635]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [175, 68, 205, 82]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "new_acc"
		  Position		  [15, 68, 45, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Adder0"
		  Ports			  [2, 1]
		  Position		  [215, 67, 245, 103]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "2"
		  explicit_period	  on
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_core		  on
		  pipeline		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux0"
		  Ports			  [3, 1]
		  Position		  [150, 62, 175, 128]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [355, 65, 400, 105]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    BlockName		    "delay_bram/Constant2"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "acc_len"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  System {
		    Name		    "delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    on
		    DelayLen		    "2^10 - 2"
		    bram_latency	    "2"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "pulse_ext"
		  Ports			  [1, 1]
		  Position		  [70, 66, 105, 84]
		  SourceBlock		  "casper_library/Misc/pulse_ext"
		  SourceType		  "pulse_ext"
		  ShowPortLabels	  on
		  pulse_len		  "2^10"
		}
		Block {
		  BlockType		  Reference
		  Name			  "zero"
		  Ports			  [0, 1]
		  Position		  [100, 107, 130, 123]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "6"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  on
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [585, 43, 615, 57]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [355, 13, 385, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Adder0"
		  SrcPort		  1
		  DstBlock		  "delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay"
		  SrcPort		  1
		  Points		  [120, 0; 0, -35]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [-390, 0]
		    DstBlock		    "Mux0"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "new_acc"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "pulse_ext"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_ext"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -45; 195, 0; 0, -10]
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux0"
		  SrcPort		  1
		  DstBlock		  "Adder0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "zero"
		  SrcPort		  1
		  DstBlock		  "Mux0"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "next_acc"
	      Position		      [170, 248, 200, 262]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      2
	      Points		      [30, 0]
	      Branch {
		Points			[0, -40]
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -120; 90, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"vacc_32bit"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c+di"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a+bi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "cmult*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "cmult*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "cmult*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [25, 0; 0, 5]
	      DstBlock		      "cmult*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vacc_32bit"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"next_acc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "cmult*"
	      SrcPort		      1
	      DstBlock		      "vacc_32bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "a"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "aa"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 15]
	    DstBlock		    "aa"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25; 160, 0]
	    Branch {
	      DstBlock		      "ab"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [160, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[295, 0]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "new_acc"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "aa"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "b"
	  SrcPort		  1
	  Points		  [10, 0; 0, 55]
	  Branch {
	    Points		    [0, 70]
	    Branch {
	      Points		      [0, 15]
	      Branch {
		DstBlock		"bb"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"bb"
		DstPort			2
	      }
	    }
	    Branch {
	      Points		      [165, 0]
	      Branch {
		DstBlock		"bc"
		DstPort			2
	      }
	      Branch {
		Points			[300, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "ab"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [10, 0; 0, 55]
	  Branch {
	    Points		    [0, 95]
	    Branch {
	      Points		      [5, 0]
	      DstBlock		      "bc"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 65]
	      Branch {
		Points			[0, 15]
		Branch {
		  DstBlock		  "cc"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 20]
		  DstBlock		  "cc"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[335, 0]
		DstBlock		"cd"
		DstPort			2
	      }
	    }
	  }
	  Branch {
	    Points		    [20, 0]
	    DstBlock		    "ac"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "d"
	  SrcPort		  1
	  Points		  [15, 0; 0, 50]
	  Branch {
	    Points		    [0, 95]
	    Branch {
	      Points		      [0, 90]
	      Branch {
		Points			[0, 75]
		Branch {
		  Points		  [175, 0]
		  DstBlock		  "dd"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "dd"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"cd"
		DstPort			1
	      }
	    }
	    Branch {
	      Points		      [130, 0]
	      DstBlock		      "bd"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [125, 0]
	    DstBlock		    "ad"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "aa"
	  SrcPort		  1
	  Points		  [20, 0; 0, 10]
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "ab"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "bb"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "ab"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "ac"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "ac"
	  SrcPort		  1
	  Points		  [150, 0]
	  DstBlock		  "ad"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bc"
	  SrcPort		  1
	  Points		  [170, 0]
	  DstBlock		  "bd"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "bb"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "cc"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [10, 0]
	    DstBlock		    "bc"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "cc"
	  SrcPort		  1
	  Points		  [35, 0; 0, 15]
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "dd"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [165, 0]
	    DstBlock		    "cd"
	    DstPort		    3
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift"
      Ports		      [1, 1]
      Position		      [1315, 230, 1360, 250]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift"
	Location		[404, 446, 981, 662]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift1"
      Ports		      [1, 1]
      Position		      [1315, 275, 1360, 295]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift1"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift2"
      Ports		      [1, 1]
      Position		      [1315, 410, 1360, 430]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift2"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "downshift3"
      Ports		      [1, 1]
      Position		      [1315, 455, 1360, 475]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"downshift3"
	Location		[544, 704, 1121, 920]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [25, 38, 55, 52]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat"
	  Ports			  [2, 1]
	  Position		  [345, 40, 395, 95]
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [210, 75, 255, 105]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [210, 30, 255, 60]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "18"
	  bin_pt		  "15"
	  quantization		  "Round  (unbiased: Even Values)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [145, 29, 185, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [145, 74, 185, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "17"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret3"
	  Ports			  [1, 1]
	  Position		  [285, 29, 325, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret4"
	  Ports			  [1, 1]
	  Position		  [285, 74, 325, 106]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "0"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice20"
	  Ports			  [1, 1]
	  Position		  [80, 76, 125, 104]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "18"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [420, 63, 450, 77]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice20"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice20"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret3"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret4"
	  SrcPort		  1
	  DstBlock		  "Concat"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Reinterpret4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "eq_coeff"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [1100, 680, 1200, 710]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "satcorr_1_eq_coeff_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "equalizer"
      Ports		      [8, 2]
      Position		      [1900, 245, 1995, 395]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"equalizer"
	Location		[265, 137, 955, 708]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a1p1"
	  Position		  [25, 63, 55, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a1p2"
	  Position		  [25, 98, 55, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a2p1"
	  Position		  [25, 133, 55, 147]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "a2p2"
	  Position		  [25, 168, 55, 182]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [25, 248, 55, 262]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff"
	  Position		  [105, 348, 135, 362]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_we"
	  Position		  [145, 373, 175, 387]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "coeff_addr"
	  Position		  [60, 323, 90, 337]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat3"
	  Ports			  [4, 1]
	  Position		  [585, 60, 625, 195]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Concat"
	  SourceType		  "Xilinx Bus Concatenator"
	  num_inputs		  "4"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant4"
	  Ports			  [0, 1]
	  Position		  [170, 271, 185, 289]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "17"
	  bin_pt		  "3"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [170, 298, 185, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "0"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter2"
	  Ports			  [1, 1]
	  Position		  [110, 236, 145, 274]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "10"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  off
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [240, 91, 265, 119]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [240, 56, 265, 84]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [240, 161, 265, 189]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [240, 126, 265, 154]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [90, 191, 115, 219]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "5"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Dual Port RAM"
	  Ports			  [6, 2]
	  Position		  [355, 248, 445, 387]
	  SourceBlock		  "xbsIndex_r3/Dual Port RAM"
	  SourceType		  "Xilinx Dual Port Random Access Memory"
	  depth			  "2^10"
	  initVector		  "2^12"
	  write_mode_A		  "Read After Write"
	  write_mode_B		  "Read After Write"
	  latency		  "1"
	  mem_collision		  off
	  init_zero		  on
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  rst_a			  off
	  init_a		  "0"
	  rst_b			  off
	  init_b		  "0"
	  show_param		  off
	  distributed_mem	  off
	  use_rpm		  off
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret1"
	  Ports			  [1, 1]
	  Position		  [155, 348, 185, 362]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "3"
	  force_valid		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round1"
	  Ports			  [2, 1]
	  Position		  [500, 63, 555, 87]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round1"
	    Location		    [13, 150, 819, 820]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round2"
	  Ports			  [2, 1]
	  Position		  [500, 98, 555, 122]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round2"
	    Location		    [47, 144, 853, 814]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round3"
	  Ports			  [2, 1]
	  Position		  [500, 133, 555, 157]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round3"
	    Location		    [47, 144, 853, 814]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 518, 405, 562]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "round4"
	  Ports			  [2, 1]
	  Position		  [500, 168, 555, 192]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "round4"
	    Location		    [69, 117, 875, 787]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [15, 213, 45, 227]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "scale"
	      Position		      [35, 538, 65, 552]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [640, 240, 690, 295]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [440, 181, 470, 214]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [440, 381, 470, 414]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [305, 285, 340, 305]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [305, 340, 340, 360]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [435, 250, 470, 270]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [435, 280, 470, 300]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [305, 485, 340, 505]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [305, 540, 340, 560]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "27"
	      bin_pt		      "18"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [435, 450, 470, 470]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant7"
	      Ports		      [0, 1]
	      Position		      [435, 480, 470, 500]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-7/8"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [360, 215, 405, 245]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [360, 415, 405, 445]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      on
	      inserted_by_tool	      off
	      pipeline		      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 210, 280, 245]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [250, 410, 280, 445]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [4, 1]
	      Position		      [495, 185, 525, 305]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [4, 1]
	      Position		      [495, 385, 525, 505]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "3"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [135, 204, 175, 236]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [135, 404, 175, 436]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "17"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [580, 229, 620, 261]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [580, 274, 620, 306]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [360, 263, 405, 307]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [360, 318, 405, 362]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational2"
	      Ports		      [2, 1]
	      Position		      [360, 463, 405, 507]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a>b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational3"
	      Ports		      [2, 1]
	      Position		      [360, 538, 405, 582]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "2"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [70, 206, 115, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [70, 406, 115, 434]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "18"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [715, 263, 745, 277]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, 45]
		Branch {
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
	      }
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -155]
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational3"
	      SrcPort		      1
	      Points		      [5, 0; 0, -170]
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Relational3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Relational2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -150]
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -80]
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "scale"
	      SrcPort		      1
	      Points		      [165, 0; 0, -110]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [655, 123, 685, 137]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [135, 198, 165, 212]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter2"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "coeff_addr"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "coeff_we"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Reinterpret1"
	  SrcPort		  1
	  DstBlock		  "Dual Port RAM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Counter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -50]
	    DstBlock		    "Delay4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Dual Port RAM"
	  SrcPort		  1
	  Points		  [-140, 0; 0, -100]
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      Points		      [0, -35]
	      Branch {
		Points			[0, -35]
		DstBlock		"round1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"round2"
		DstPort			2
	      }
	    }
	    Branch {
	      DstBlock		      "round3"
	      DstPort		      2
	    }
	  }
	  Branch {
	    DstBlock		    "round4"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "coeff"
	  SrcPort		  1
	  DstBlock		  "Reinterpret1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round1"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "round2"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "round3"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "round4"
	  SrcPort		  1
	  DstBlock		  "Concat3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "round1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "round2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "round3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "round4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a1p1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a1p2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a2p1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "a2p2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "fft"
      Ports		      [4, 3]
      Position		      [1380, 180, 1510, 300]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "10"
      BitWidth		      "18"
      n_inputs		      "0"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
    }
    Block {
      BlockType		      Reference
      Name		      "fft1"
      Ports		      [4, 3]
      Position		      [1380, 360, 1510, 480]
      BackgroundColor	      "magenta"
      SourceBlock	      "fft_library/fft"
      SourceType	      ""
      ShowPortLabels	      on
      FFTSize		      "10"
      BitWidth		      "18"
      n_inputs		      "0"
      quantization	      "Round  (unbiased: Even Values)"
      overflow		      "Wrap"
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
    }
    Block {
      BlockType		      SubSystem
      Name		      "ibob_lwip"
      Ports		      []
      Position		      [314, 199, 361, 242]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      AncestorBlock	      "xps_library/ibob_lwip"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "ibobethlite"
      MaskDescription	      "Attaches SRAM0 to the PLB bus and adds LWIP sup"
"port."
      MaskDisplay	      "fprintf('IBOB\\nLWIP');"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"ibob_lwip"
	Location		[343, 217, 880, 557]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [55, 203, 70, 217]
	  ShowName		  off
	  Value			  "0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [440, 205, 450, 215]
	  ShowName		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ethlite"
	  Tag			  "xps:ethlite"
	  Ports			  []
	  Position		  [150, 39, 196, 82]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "ethlite"
	  MaskDescription	  "Instantiates an opb_ethernetlite core into "
"the design."
	  MaskDisplay		  "fprintf('ETHLITE');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ethlite"
	    Location		    [224, 144, 722, 444]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lwip"
	  Tag			  "xps:lwip"
	  Ports			  []
	  Position		  [255, 39, 301, 82]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "lwip"
	  MaskDescription	  "Attaches SRAM0 to the PLB bus and adds LWIP"
" support."
	  MaskDisplay		  "fprintf('LWIP');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "lwip"
	    Location		    [343, 217, 880, 557]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "macbits"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [320, 195, 420, 225]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "To Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "satcorr_1_ibob_lwip_macbits_user_data_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "machdr"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [90, 195, 190, 225]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:gpio2"
	  io_dir		  "in"
	  arith_type		  "Unsigned"
	  bitwidth		  "20"
	  bin_pt		  "0"
	  bit_index		  "[0:19]"
	  sample_period		  "1"
	  use_ddr		  off
	  reg_iob		  off
	  reg_clk_phase		  "0"
	  termination		  "Pullup"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "machdr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "macbits"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "machdr"
	  SrcPort		  1
	  DstBlock		  "macbits"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "led_mrst"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [780, 895, 880, 925]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "3"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      off
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led_new_acc"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [2770, 480, 2870, 510]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "5"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      off
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "led_sync"
      Tag		      "xps:gpio"
      Ports		      [1, 1]
      Position		      [825, 770, 925, 800]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/gpio"
      SourceType	      "gpio"
      ShowPortLabels	      on
      io_group		      "iBOB:led"
      io_dir		      "out"
      arith_type	      "Boolean"
      bitwidth		      "1"
      bin_pt		      "0"
      bit_index		      "2"
      sample_period	      "1"
      use_ddr		      off
      reg_iob		      off
      reg_clk_phase	      "0"
      termination	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir"
      Ports		      [3, 3]
      Position		      [1200, 175, 1290, 305]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "10"
      TotalTaps		      "4"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      on
      BitWidthIn	      "8"
      BitWidthOut	      "18"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: Even Values)"
      fwidth		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "pfb_fir1"
      Ports		      [3, 3]
      Position		      [1200, 355, 1290, 485]
      BackgroundColor	      "magenta"
      LinkData {
	BlockName		"pol1_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol1_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_first_tap/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap10/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap11/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap12/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap13/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap14/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap15/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap2/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap3/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap4/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap5/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap6/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap7/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap8/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant1"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant2"
	DialogParameters {
	  equ			  "P=C"
	}
	BlockName		"pol2_in1_tap9/sync_delay/Constant3"
	DialogParameters {
	  equ			  "P=C"
	}
      }
      SourceBlock	      "pfb_library/pfb_fir"
      SourceType	      ""
      ShowPortLabels	      on
      PFBSize		      "10"
      TotalTaps		      "4"
      WindowType	      "hamming"
      n_inputs		      "0"
      MakeBiplex	      on
      BitWidthIn	      "8"
      BitWidthOut	      "18"
      CoeffBitWidth	      "8"
      CoeffDistMem	      off
      add_latency	      "1"
      mult_latency	      "2"
      bram_latency	      "2"
      quantization	      "Round  (unbiased: Even Values)"
      fwidth		      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext1"
      Ports		      [1, 1]
      Position		      [710, 891, 745, 909]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext1"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext2"
      Ports		      [1, 1]
      Position		      [770, 776, 805, 794]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext2"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pulse_ext3"
      Ports		      [1, 1]
      Position		      [2715, 486, 2750, 504]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskPromptString	      "Length of Pulse"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "pulse_len=@1;"
      MaskInitialization      "bits = ceil(log2(pulse_len+1));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2^23"
      System {
	Name			"pulse_ext3"
	Location		[80, 413, 642, 663]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  Position		  [20, 43, 50, 57]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [145, 109, 215, 141]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "pulse_len"
	  equ			  "P=C"
	  arith_type		  "Unsigned"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter3"
	  Ports			  [2, 1]
	  Position		  [165, 35, 215, 90]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "bits"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "0"
	  cnt_to		  "1023"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational5"
	  Ports			  [2, 1]
	  Position		  [240, 93, 285, 137]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a!=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [85, 37, 130, 63]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "out"
	  Position		  [325, 108, 355, 122]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Counter3"
	  SrcPort		  1
	  Points		  [5, 0]
	  DstBlock		  "Relational5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational5"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 45; -160, 0; 0, -85]
	    DstBlock		    "Counter3"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge"
	  SrcPort		  1
	  DstBlock		  "Counter3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "sync_gen"
      Ports		      [2, 2]
      Position		      [555, 850, 605, 885]
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      System {
	Name			"sync_gen"
	Location		[2, 74, 1430, 876]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rst"
	  Position		  [15, 128, 45, 142]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "arm"
	  Position		  [15, 88, 45, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [95, 290, 125, 320]
	  Value			  "2048"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [150, 202, 170, 218]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant10"
	  Ports			  [0, 1]
	  Position		  [145, 72, 165, 88]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  equ			  "P=C"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  iostate		  "0"
	  explicit_period	  on
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [605, 90, 650, 120]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Boolean"
	  n_bits		  "8"
	  bin_pt		  "6"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  show_param		  off
	  inserted_by_tool	  off
	  pipeline		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Counter1"
	  Ports			  [1, 1]
	  Position		  [410, 73, 460, 127]
	  SourceBlock		  "xbsIndex_r3/Counter"
	  SourceType		  "Xilinx Counter Block"
	  cnt_type		  "Free Running"
	  n_bits		  "32"
	  bin_pt		  "0"
	  arith_type		  "Unsigned"
	  start_count		  "1"
	  cnt_to		  "Inf"
	  cnt_by_val		  "1"
	  operation		  "Up"
	  explicit_period	  on
	  period		  "1"
	  load_pin		  off
	  rst			  on
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_rpm		  on
	  gen_core		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [250, 17, 305, 53]
	  SourceBlock		  "xbsIndex_r3/Inverter"
	  SourceType		  "Xilinx Inverter"
	  latency		  "2"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [315, 78, 360, 122]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [510, 193, 555, 237]
	  SourceBlock		  "xbsIndex_r3/Logical"
	  SourceType		  "Xilinx Logical Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [180, 70, 225, 120]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [185, 200, 230, 250]
	  SourceBlock		  "xbsIndex_r3/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  reg_only_valid	  off
	  explicit_period	  off
	  period		  "1"
	  rst			  on
	  en			  on
	  out_en		  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [530, 83, 575, 127]
	  SourceBlock		  "xbsIndex_r3/Relational"
	  SourceType		  "Xilinx Relational Block"
	  mode			  "a>=b"
	  latency		  "0"
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "led_arm"
	  Tag			  "xps:gpio"
	  Ports			  [1, 1]
	  Position		  [335, 25, 435, 55]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/gpio"
	  SourceType		  "gpio"
	  ShowPortLabels	  on
	  io_group		  "iBOB:led"
	  io_dir		  "out"
	  arith_type		  "Boolean"
	  bitwidth		  "1"
	  bin_pt		  "0"
	  bit_index		  "4"
	  sample_period		  "1"
	  use_ddr		  off
	  reg_iob		  on
	  reg_clk_phase		  "0"
	  termination		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "period"
	  Tag			  "xps:sw_reg"
	  Ports			  [1, 1]
	  Position		  [175, 285, 275, 315]
	  BackgroundColor	  "[1.000000, 1.000000, 0.000000]"
	  SourceBlock		  "xps_library/software register"
	  SourceType		  ""
	  ShowPortLabels	  on
	  io_dir		  "From Processor"
	  arith_type		  "Unsigned"
	  bitwidth		  "32"
	  bin_pt		  "0"
	  sample_period		  "1"
	  gw_name		  "satcorr_1_sync_gen_period_user_data_out"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge1"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [245, 84, 285, 106]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge1"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge2"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [60, 84, 100, 106]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge2"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [245, 214, 285, 236]
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  System {
	    Name		    "posedge3"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync"
	  Position		  [685, 98, 715, 112]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "mrst"
	  Position		  [680, 208, 710, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "posedge1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant10"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge2"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Register2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "arm"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "posedge2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "rst"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Register2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "led_arm"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Counter1"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "period"
	  SrcPort		  1
	  Points		  [190, 0; 0, -185]
	  DstBlock		  "Relational"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "sync"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 70; -175, 0]
	    Branch {
	      Points		      [-185, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [15, 0; 0, -5]
	  DstBlock		  "period"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  DstBlock		  "Counter1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "mrst"
	  DstPort		  1
	}
	Annotation {
	  Name			  "mrst must be correctly aligned with a sync "
"pulse\n"
	  Position		  [659, 286]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "x_config"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [2305, 345, 2405, 375]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      on
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "satcorr_1_x_config_user_data_out"
    }
    Line {
      SrcBlock		      "Pulse\nGenerator"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "adc0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"adc0"
	DstPort			4
      }
      Branch {
	Points			[0, 220]
	Branch {
	  Points		  [0, 65]
	  DstBlock		  "adc1"
	  DstPort		  4
	}
	Branch {
	  DstBlock		  "adc1"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Band-Limited\nWhite Noise"
      SrcPort		      1
      Points		      [0, 0; 15, 0]
      Branch {
	DstBlock		"adc0"
	DstPort			1
      }
      Branch {
	Points			[0, 65]
	Branch {
	  DstBlock		  "adc0"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 220]
	  Branch {
	    DstBlock		    "adc1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "adc1"
	    DstPort		    2
	  }
	}
      }
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      1
      DstBlock		      "Delay2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      1
      DstBlock		      "Delay4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pulse_ext2"
      SrcPort		      1
      DstBlock		      "led_sync"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      1
      Points		      [0, 0; 0, -10]
      Branch {
	Points			[10, 0]
	Branch {
	  Points		  [65, 0]
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -65]
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"Gateway Out"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pulse_ext1"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "led_mrst"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      13
      DstBlock		      "Logical3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      14
      DstBlock		      "Logical3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      15
      DstBlock		      "Logical3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      16
      DstBlock		      "Logical3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      13
      DstBlock		      "Logical4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      14
      DstBlock		      "Logical4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      15
      DstBlock		      "Logical4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      16
      DstBlock		      "Logical4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Logical3"
      SrcPort		      1
      Points		      [190, 0]
      DstBlock		      "Logical7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical7"
      SrcPort		      1
      Points		      [5, 0]
      DstBlock		      "sync_gen"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_gen"
      SrcPort		      2
      Points		      [10, -10]
      Branch {
	DstBlock		"Goto5"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	DstBlock		"Delay5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant18"
      SrcPort		      1
      DstBlock		      "ctrl_sw"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ctrl_sw"
      SrcPort		      1
      Points		      [50, 0]
      DstBlock		      "Delay1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice8"
      SrcPort		      1
      DstBlock		      "Goto"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice7"
      SrcPort		      1
      DstBlock		      "Goto1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice6"
      SrcPort		      1
      DstBlock		      "Goto2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      DstBlock		      "Goto3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice21"
      SrcPort		      1
      DstBlock		      "Goto4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From3"
      SrcPort		      1
      Points		      [-5, 0]
      DstBlock		      "sync_gen"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      1
      DstBlock		      "DDC0_0"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      2
      DstBlock		      "DDC0_0"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      3
      DstBlock		      "DDC0_0"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat"
      SrcPort		      4
      DstBlock		      "DDC0_0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      1
      DstBlock		      "concat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      2
      DstBlock		      "concat"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      3
      DstBlock		      "concat"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      4
      DstBlock		      "concat"
      DstPort		      4
    }
    Line {
      SrcBlock		      "concat"
      SrcPort		      1
      DstBlock		      "Goto6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat"
      DstPort		      1
    }
    Line {
      SrcBlock		      "concat4"
      SrcPort		      1
      DstBlock		      "Goto7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      5
      DstBlock		      "concat4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      6
      DstBlock		      "concat4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      7
      DstBlock		      "concat4"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc0"
      SrcPort		      8
      DstBlock		      "concat4"
      DstPort		      4
    }
    Line {
      SrcBlock		      "concat5"
      SrcPort		      1
      DstBlock		      "Goto8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "concat6"
      SrcPort		      1
      DstBlock		      "Goto9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      1
      DstBlock		      "concat5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      2
      DstBlock		      "concat5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      3
      DstBlock		      "concat5"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      4
      DstBlock		      "concat5"
      DstPort		      4
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      5
      DstBlock		      "concat6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      6
      DstBlock		      "concat6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      7
      DstBlock		      "concat6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "adc1"
      SrcPort		      8
      DstBlock		      "concat6"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From4"
      SrcPort		      1
      DstBlock		      "Logical7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical4"
      SrcPort		      1
      Points		      [195, 0]
      DstBlock		      "Logical7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From7"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      1
      DstBlock		      "DDC0_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      2
      DstBlock		      "DDC0_1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      3
      DstBlock		      "DDC0_1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat1"
      SrcPort		      4
      DstBlock		      "DDC0_1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From8"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From9"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      1
      DstBlock		      "DDC0_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      2
      DstBlock		      "DDC0_2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      3
      DstBlock		      "DDC0_2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat2"
      SrcPort		      4
      DstBlock		      "DDC0_2"
      DstPort		      4
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      1
      DstBlock		      "DDC0_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      2
      DstBlock		      "DDC0_3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      3
      DstBlock		      "DDC0_3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat3"
      SrcPort		      4
      DstBlock		      "DDC0_3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From14"
      SrcPort		      1
      DstBlock		      "DDC0_0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From16"
      SrcPort		      1
      DstBlock		      "DDC0_1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From17"
      SrcPort		      1
      DstBlock		      "DDC0_2"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From18"
      SrcPort		      1
      DstBlock		      "DDC0_3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "From2"
      SrcPort		      1
      Points		      [0, -105]
      DstBlock		      "fft"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From19"
      SrcPort		      1
      Points		      [5, 0; 0, -105]
      DstBlock		      "fft1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      1
      DstBlock		      "Goto17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      2
      DstBlock		      "Goto18"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft"
      SrcPort		      3
      DstBlock		      "Goto19"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      2
      DstBlock		      "Goto20"
      DstPort		      1
    }
    Line {
      SrcBlock		      "fft1"
      SrcPort		      3
      DstBlock		      "Goto21"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "x_config"
      DstPort		      1
    }
    Line {
      SrcBlock		      "x_config"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "Slice16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From11"
      SrcPort		      1
      Points		      [105, 0; 0, 15; 5, 0; 0, 20]
      DstBlock		      "acc_len"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From10"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	DstBlock		"Slice10"
	DstPort			1
      }
      Branch {
	Points			[0, 20]
	Branch {
	  Points		  [0, 20]
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Slice15"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Slice14"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Slice13"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Slice10"
      SrcPort		      1
      Points		      [15, 0; 0, 15]
      DstBlock		      "dir_x"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice13"
      SrcPort		      1
      Points		      [10, 0; 0, 20]
      DstBlock		      "dir_x"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice14"
      SrcPort		      1
      Points		      [0, 15; 110, 0; 0, 10]
      DstBlock		      "dir_x"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Slice15"
      SrcPort		      1
      Points		      [10, 0; 0, 10; 100, 0; 0, 20]
      DstBlock		      "dir_x"
      DstPort		      4
    }
    Line {
      SrcBlock		      "acc_len"
      SrcPort		      1
      Points		      [0, -10; 20, 0]
      Branch {
	Points			[30, 0]
	DstBlock		"dir_x"
	DstPort			5
      }
      Branch {
	DstBlock		"Delay3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice16"
      SrcPort		      1
      Points		      [70, 0]
      DstBlock		      "acc_len"
      DstPort		      2
    }
    Line {
      SrcBlock		      "pulse_ext3"
      SrcPort		      1
      DstBlock		      "led_new_acc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      DstBlock		      "acc_num"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "decat4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat4"
      SrcPort		      1
      DstBlock		      "calc_adc_sum_sq"
      DstPort		      1
    }
    Line {
      SrcBlock		      "decat4"
      SrcPort		      2
      DstBlock		      "calc_adc_sum_sq"
      DstPort		      2
    }
    Line {
      SrcBlock		      "decat4"
      SrcPort		      3
      DstBlock		      "calc_adc_sum_sq"
      DstPort		      3
    }
    Line {
      SrcBlock		      "decat4"
      SrcPort		      4
      DstBlock		      "calc_adc_sum_sq"
      DstPort		      4
    }
    Line {
      SrcBlock		      "calc_adc_sum_sq"
      SrcPort		      1
      DstBlock		      "adc_sum_sq"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice17"
      SrcPort		      1
      DstBlock		      "Goto22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From24"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From15"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From23"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From13"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From12"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Delay1"
      SrcPort		      1
      Points		      [0, 0; 0, 15]
      Branch {
	Points			[0, 20]
	Branch {
	  DstBlock		  "Slice8"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 20]
	  Branch {
	    DstBlock		    "Slice7"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "Slice6"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 20]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 20]
		DstBlock		"Slice21"
		DstPort			1
	      }
	    }
	  }
	}
      }
      Branch {
	DstBlock		"Slice17"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      2
      DstBlock		      "downshift"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir"
      SrcPort		      3
      DstBlock		      "downshift1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift1"
      SrcPort		      1
      DstBlock		      "fft"
      DstPort		      4
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      2
      DstBlock		      "downshift2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "pfb_fir1"
      SrcPort		      3
      DstBlock		      "downshift3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "downshift3"
      SrcPort		      1
      DstBlock		      "fft1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "equalizer"
      SrcPort		      1
      DstBlock		      "Goto23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "equalizer"
      SrcPort		      2
      DstBlock		      "Goto24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From32"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From33"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From34"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From35"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From36"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [0, 25; 160, 0; 0, -20; 100, 0]
      DstBlock		      "Logical5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "eq_coeff"
      DstPort		      1
    }
    Line {
      SrcBlock		      "eq_coeff"
      SrcPort		      1
      Points		      [0, 15; 45, 0; 0, -20; 25, 0]
      Branch {
	DstBlock		"Slice9"
	DstPort			1
      }
      Branch {
	Points			[0, 25]
	Branch {
	  Points		  [0, 30]
	  DstBlock		  "Slice22"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Slice20"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Slice20"
      SrcPort		      1
      DstBlock		      "Logical5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice9"
      SrcPort		      1
      DstBlock		      "Goto34"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical5"
      SrcPort		      1
      DstBlock		      "Goto35"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From47"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From48"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From49"
      SrcPort		      1
      DstBlock		      "equalizer"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Slice22"
      SrcPort		      1
      DstBlock		      "Goto37"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "fft"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay4"
      SrcPort		      1
      DstBlock		      "fft1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      Points		      [45, 0]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay3"
      SrcPort		      1
      Points		      [-5, 0; 0, 15]
      Branch {
	DstBlock		"Counter"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Delay5"
      SrcPort		      1
      DstBlock		      "pulse_ext1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay6"
      SrcPort		      1
      DstBlock		      "pulse_ext2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay7"
      SrcPort		      1
      Points		      [0, 15]
      DstBlock		      "pulse_ext3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_0"
      SrcPort		      2
      Points		      [220, 0; 0, -25]
      DstBlock		      "pfb_fir"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_2"
      SrcPort		      2
      Points		      [220, 0; 0, -40]
      DstBlock		      "pfb_fir1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DDC0_0"
      SrcPort		      1
      Points		      [435, 0; 0, 55]
      DstBlock		      "pfb_fir"
      DstPort		      2
    }
    Line {
      SrcBlock		      "DDC0_1"
      SrcPort		      1
      Points		      [220, 0; 0, 10]
      DstBlock		      "pfb_fir"
      DstPort		      3
    }
    Line {
      SrcBlock		      "DDC0_2"
      SrcPort		      1
      Points		      [435, 0; 0, 40]
      DstBlock		      "pfb_fir1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "DDC0_3"
      SrcPort		      1
      Points		      [220, 0; 0, -5]
      DstBlock		      "pfb_fir1"
      DstPort		      3
    }
    Annotation {
      Name		      "fft_shift: bits 0-15\nsync_rst: bit 16 -NA\narm"
"_rst: bit 17 -NA\nuse_fft_tvg: bit 18 -NA\nuse_sram_tvg: bit 19 -NA\ninput_se"
"l: bits 20-21"
      Position		      [941, 849]
      DropShadow	      on
    }
    Annotation {
      Name		      "\nacc_len: bits 16-18\n"
      Position		      [2307, 413]
      DropShadow	      on
    }
    Annotation {
      Name		      "eq_coeff: bits 0-16\ncoeff_en: bit 17\ncoeff_ad"
"dr: bits 20-30"
      Position		      [935, 705]
      DropShadow	      on
    }
    Annotation {
      Name		      "This design is set for a maximum\nclock rate of"
" 200 MHz (sampling\nfrom the ADCs at 800 Mxps).  It\nruns on an IBOB with 2 A"
"DC boards,\nand uses ModelSim to simulate an\nSRAM interface."
      Position		      [165, 133]
      DropShadow	      on
    }
    Annotation {
      Name		      "This circuit implements a scheme for synchroniz"
"ing\nmultiple IBOBs to within a 200 MHz clock.  \"arm_rst\"\ncomes from the "
"\"ctrl\" register, and indicates that the\nnext \"sync_rst\" should reset the"
" sync pulse generated\nin \"sync_gen\".  \"sync_rst\" may be generated from\n"
"the \"ctrl\" register, but more often, a 1PPS signal is\nsupplied to the \"sy"
"nc\" input of an ADC for this\npurpose.  Once a reset occurs, \"sync_gen\" ge"
"nerates\na single pulse with a period equal to the value\nof the \"sync_gen/p"
"eriod\" software register in clock \ncycles. LEDs provide visual confirmation"
" that an arm and \nreset occur. "
      Position		      [669, 678]
      DropShadow	      on
    }
    Annotation {
      Name		      "Four parallel time samples (acquired at 4x the "
"\nFPGA clk rate) are passed from the ADC to the\nDigital Down Converter, wher"
"e the signal is mixed\nat 1/4 of the ADC clock rate (200 MHz if sampling\nat "
"800 Msps), and then low-pass filtered to a\nbandwidth of 1/4 the ADC clock ra"
"te, and decimated \nto a sample rate of 1/4 the ADC clock rate.  The \nresult"
"ant signal is 8 bits I, 8 bits Q, representing the\nband of signals from 1/8 "
"the ADC clock rate to\n3/8 the ADC clock rate (100 MHz to 300 MHz at\n800 Msp"
"s)."
      Position		      [586, 76]
      DropShadow	      on
    }
    Annotation {
      Name		      "The \"pfb_fir\" and \"fft\" blocks together imp"
"lement a 1024 point,\n4 tap Polyphase Filter Bank.  Between the two blocks, a"
" \"downshift\"\ndivides the output of the \"pfb_fir\" by 8 so that the first "
"2 stages of\nthe FFT cannot overflow (see FFT documenation for details on why"
"\nthis is necessary).  Because the effective signal resolution out of\nthe \""
"pfb_fir\" is 8 bits, we are free to choose the placement of\nthese 8 bits wit"
"hin the 18 bits of the FFT without adversely affecting\nour signal.  However,"
" one should avoid placing the signal in the LSB\nof the FFT word because of r"
"ounding effects.  Thus, we downshift\nonly 3 bits."
      Position		      [1341, 87]
      DropShadow	      on
    }
    Annotation {
      Name		      "Next, we reduce the bitwidth out of the FFT to "
"4 bits to save resources.\nThis must be done very carefully to avoid losing t"
"oo much information.\nFirstly, this conversion is done using \"Round to Even"
"\" and saturation\nlogic to avoid introducing DC offsets, wrapping, and other"
" ugly quantizaton\neffects.  Secondly, the \"equalizer\" allows each frequenc"
"y channel of the\nFFT to be scaled by a different number.  This allows passba"
"nds which are\nnot flat to be flattened digitally to allow for optimal quanti"
"zation to 4 bits.\nThese coefficients can also be updated dynamically for gai"
"n control."
      Position		      [1871, 144]
      DropShadow	      on
    }
    Annotation {
      Name		      "Coefficients can be dynamically written into th"
"e \"equalizer\" by\nspecifying the channel (\"coeff_addr\") and the value of "
"the\ncoefficient (\"coeff\"), and then using \"coeff_en\" to write the\nnew c"
"oefficient into the equalization table.  In this design,\nthis can be done th"
"rough the \"eq_coeff\" software\nregister."
      Position		      [1858, 463]
      DropShadow	      on
    }
    Annotation {
      Name		      "To provide a means for measuring the magnitude "
"of the signals\ncoming in to each ADC channel, we have a \"calc_adc_sum_sq\""
"\nblock which uses a single multiplier and a regsiter to calculate\nthe sum o"
"f the square of 2^16 samples.  To do this with one\nmultiplier, only a single"
" sample of the 4 provided is used\nper clock, and then different samples are "
"used each clock (in\na non-periodic order) to avoid favoring certain frequenc"
"ies.\nOf the output 32 bits, 16 represent \"whole bits\", and 16\nare sub-bit"
" resolution."
      Position		      [247, 917]
      DropShadow	      on
    }
    Annotation {
      Name		      "This is the \"Pocket Correlator\" specific port"
"ion.  A \"blanker\" selects\n1024 channels of the 2048 computed to cross-mult"
"iply and accumulate.\nThis is necessary because of limited BRAM resources on "
"the IBOB\nfor storing the results of the accumulation.  The \"phs\" input of "
"the \"blanker\" \nis the offset from the first frequency channel at which the"
" 1024 channels begin.\n\"acc_len\" chooses log2 of the  number of sync pulses"
" for which data are\naccumulated.  The acceptable range is 2^0 to 2^7.  Final"
"ly, the \"cross_bit_sel\"\ninput to \"dir_x\" chooses which 16 bits of the 32"
" accumulated bits are written\nto the BRAM output buffer.  Only 16 bits real,"
" 16 imag are passed along\nto reduce download time over the serial cable to a"
" computer.  Which 16 of\nthe 32 computed bits are passed along needs to be se"
"lectable because\nhighly correlated signals will accumulate to much larger va"
"lues than\nuncorrelated signals.  Values of \"cross_bit_sel\" can be 0,1,2 or"
" 3\ncorresponding to offsets of 4, 8, 12, and 16 bits from the LSB."
      Position		      [2729, 111]
      DropShadow	      on
    }
    Annotation {
      Name		      "\"dir_x\" is a custom implementation\nof a 4 an"
"tenna cross-multiplication \nengine which uses a multiplication \ncore for ea"
"ch auto- and cross-correlation. "
      Position		      [2938, 305]
      DropShadow	      on
    }
    Annotation {
      Name		      "\"acc_num\" is a counter that is\nincremented e"
"very new accumulation.\nThis allows a computer to know when\na new accumulati"
"on is available."
      Position		      [2533, 499]
      DropShadow	      on
    }
    Annotation {
      Name		      "This, the \"control\" portion of the design, us"
"es\n32 bits of \"eq_coeff\" to program the equalization\ncoefficients, and 32"
" bits of \"ctrl\" to set fft shifting,\nsynchronize IBOBs, swap in test-vecto"
"r generators,\nand choose which ADC to use for calculating\ninput power (see "
"\"adc_sum_sq\")."
      Position		      [956, 581]
      DropShadow	      on
    }
    Annotation {
      Name		      "The \"prog_delay\" block allows the signals fro"
"m pol1 and pol2 of antenna 1 to be\ndelayed relative to antenna 2 by between "
"0 and 1023 clock cycles (or from about \n0ns to 5 microseconds at 200MHz).  T"
"he amount of delay is set using the \n\"prog_delay/delay_reg\" software regis"
"ter, where the integer value corresponds to \nthe number of clocks to delay t"
"he pol1 and pol2 signals."
      Position		      [961, 122]
      DropShadow	      on
    }
  }
}
MatData {
  NumRecords		  25
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    H (   8    (     0         %    "
"\"     $    &     0         .    .     8    (    !@         %    \"     $    "
"!     0         )    \"             A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @            00 X    X    !@    @    &      "
"    4    (     0    $    !          D    (            ,D .    , $   8    (   "
" !@         %    \"     $    @     0         )      $  &6FD#.H<HV_EC8V1%J'=;]"
"4A;L4=)N /^W*4S5JP)0_OF >&3K;F3\\09!50_YV3/UQC65RFEF(_\\-PP'&FLE+]\\-QE[H ZDO"
"WH\"&[H/VJ:_\\QF#M)/,G;^)#Y6($<J\"/R(<>;]*E[ _54 &CZ(GP#\\)()Z5^-_&/Z:>I,U&OL"
"H_IIZDS4:^RC\\)()Z5^-_&/U5 !H^B)\\ _(AQYOTJ7L#^)#Y6($<J\"/_,9@[23S)V_>@(;N@_:"
"IK]\\-QE[H ZDO_#<,!QIK)2_7&-97*:68C\\09!50_YV3/[Y@'ADZVYD_[<I3-6K E#]4A;L4=)N"
" /Y8V-D1:AW6_9::0,ZARC;\\.    .     8    (    !@         %    \"     $    !  "
"   0         )    \"             A #@   #@    &    \"     8         !0    @  "
"  !     0    $         \"0    @             0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B!H   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    8"
"#0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@ "
"  !S:&%R960       !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"  "
"   $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!"
"I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?"
"=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X  "
"  X    !@    @    $          4    (     0    <    !         !     '    =&%R9V"
"5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P"
"    $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (  "
"   0    (    !          X   !     !@    @    $          4    (     0    L    "
"!         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
"   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@  "
"  @    !          4    (     0    (    !          X    X    !@    @    $     "
"     4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    (  "
"  !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #    "
" &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     "
"8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@"
"    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!"
"I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $    "
"     $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !      "
"    %    \"     $    #     0         0  , ;V9F  X   \"P\"   !@    @    \"    "
"      4    (     0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E="
"#( #@   / #   &    \"     (         !0    @    !     0    $         !0 $ !   "
"  !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '"
"!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:  "
"       !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L"
"7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    ( "
"    0    @    !         !     (    5FER=&5X,E .    .     8    (    !         "
" %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"    "
" 0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    "
"!          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   $     &"
"    \"     0         !0    @    !    #     $         $     P   !3>6YP;&EF>2!0"
"<F\\     #@   $@    &    \"     0         !0    @    !    &     $         $  "
"  !@    N+V)E93)?<&9B7V-O<FYE<B]S>7-G96X.    ,     8    (    !          %    "
"\"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    ("
"     0    (    !         !   @ Q,   #@   $@    &    \"     0         !0    @ "
"   !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    "
"!@    @    $          4    (     0    $    !         !   0 P    #@   #     & "
"   \"     0         !0    @               $         $          .    : 0   8  "
"  (     @         %    \"     $    !     0         %  0 $P    $   #1    ;F=C7"
"V-O;F9I9P           '-Y;G1H97-I<U]L86YG=6%G90!X:6QI;GAF86UI;'D         <&%R= "
"                   '-P965D                  !T97-T8F5N8V@             <&%C:V%"
"G90               '-Y;G1H97-I<U]T;V]L      !D:7)E8W1O<GD             <WES8VQK"
"7W!E<FEO9        &-L;V-K7VQO8P                      #@   .@    &    \"     ( "
"        !0    @    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8"
"VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@    @    &      "
"    4    (     0    $    !          D    (            \\#\\.    .     8    ( "
"   !@         %    \"     $    !     0         )    \"               #@   #  "
"   &    \"     0         !0    @    !    !     $         $  $ %9(1$P.    .   "
"  8    (    !          %    \"     $    (     0         0    \"    %9I<G1E>#)"
"0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !"
"X8S)V<#4P  X    P    !@    @    $          4    (     0    (    !         !  "
" @ M-P  #@   #     &    \"     0         !0    @    !     P    $         $  #"
" &]F9@ .    .     8    (    !          %    \"     $    &     0         0    "
"!@   &9F,3$U,@  #@   #     &    \"     0         !0    @    !     P    $     "
"    $  # %A35  .    2     8    (    !          %    \"     $    4     0      "
"   0    %    \"XO<V%T8V]R<E\\Q,#@O<WES9V5N      X    X    !@    @    $       "
"   4    (     0    8    !         !     &    ,S<N,#,W   .    ,     8    (    "
"!          %    \"                0         0          X    8#0  !@    @    "
"\"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
"   !C;VUP:6QA=&EO;@ .    \" 0   8    (     @         %    \"     $    !     0"
"         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU= "
"    !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',        "
"   !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X    X    !@    @ "
"   $          4    (     0    <    !         !     '    =&%R9V5T,@ .    N $  "
" 8    (     @         %    \"     $    !     0         %  0 !P    $    .    :"
"V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    ! "
"         X   !     !@    @    $          4    (     0    L    !         !    "
" +    2$1,($YE=&QI<W0       X   !     !@    @    $          4    (     0    L"
"    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@    @    !       "
"   4    (     0    (    !          X    X    !@    @    $          4    (    "
" 0    <    !         !     '    =&%R9V5T,0 .    .     8    (    !          % "
"   \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0 "
"        !0    @    !     0    $         $  ! #$    .    ,     8    (    !    "
"      %    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $     "
"     4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96"
"T #@   $@    &    \"     0         !0    @    !    &     $         $    !@   "
"!!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"    "
" $    #     0         0  , ;V9F  X   \"P\"   !@    @    \"          4    (   "
"  0    $    !          4 !  (     0   !    !T87)G970Q '1A<F=E=#( #@   / #   &"
"    \"     (         !0    @    !     0    $         !0 $ !     !    P    'AI"
";&EN>&9A;6EL>0    !P87)T                <W!E960              '!A8VMA9V4      "
"     !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:         !S>7-C;&"
"M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L7V9I96QD       "
" 8VQO8VM?;&]C          X    X    !@    @    $          4    (     0    @    !"
"         !     (    5FER=&5X,E .    .     8    (    !          %    \"     $ "
"   '     0         0    !P   'AC,G9P-3  #@   #     &    \"     0         !0  "
"  @    !     @    $         $  \" \"TW   .    .     8    (    !          %   "
" \"     $    &     0         0    !@   &9F,3$U,@  #@   $     &    \"     0   "
"      !0    @    !    #     $         $     P   !3>6YP;&EF>2!0<F\\     #@   $"
"@    &    \"     0         !0    @    !    &     $         $    !@    N+V)E93"
")?<&9B7V-O<FYE<B]S>7-G96X.    ,     8    (    !          %    \"     $    #  "
"   0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    "
"!         !   @ Q,   #@   $@    &    \"     0         !0    @    !    &     $"
"         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !  "
"        %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $   "
"       4    (     0    $    !         !   0 P    #@   #     &    \"     0    "
"     !0    @               $         $          .    : 0   8    (     @      "
"   %    \"     $    !     0         %  0 $P    $   #1    ;F=C7V-O;F9I9P      "
"     '-Y;G1H97-I<U]L86YG=6%G90!X:6QI;GAF86UI;'D         <&%R=                "
"    '-P965D                  !T97-T8F5N8V@             <&%C:V%G90            "
"   '-Y;G1H97-I<U]T;V]L      !D:7)E8W1O<GD             <WES8VQK7W!E<FEO9      "
"  &-L;V-K7VQO8P                      #@   .@    &    \"     (         !0    @"
"    !     0    $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN"
"8VQU9&5?8V8                       X    X    !@    @    &          4    (     "
"0    $    !          D    (            \\#\\.    .     8    (    !@         %"
"    \"     $    !     0         )    \"               #@   #     &    \"     "
"0         !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !  "
"        %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    &  "
"  \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X   "
" P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   # "
"    &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .  "
"   8    (    !          %    \"     $    &     0         0    !@   &9F,3$U,@ "
" #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  "
".    2     8    (    !          %    \"     $    2     0         0    $@   \""
"XO<V%T8V]R<E\\Q+W-Y<V=E;@        X    X    !@    @    $          4    (     0"
"    <    !         !     '    -#$N-C8V-P .    ,     8    (    !          %   "
" \"                0         0          "
  }
}

# Finite State Machines
#
#    Stateflow Version 6.2 (R14SP2) dated Jan 27 2005, 19:24:42
#
#

Stateflow {

	machine {
		id                   		1
		name                 		"satcorr_108"
		created              		"13-Jun-2006 16:31:48"
		isLibrary            		0
		firstTarget          		2
		sfVersion            		62014000
	}

	target {
		id                        		2
		name                      		"sfun"
		description               		"Default Simulink S-Function Target."
		machine                   		1
		linkNode                  		[1 0 0]
	}
}
