#adapter_khz     10000

interface remote_bitbang
remote_bitbang_host localhost
remote_bitbang_port 9823

set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10e31913

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME riscv -chain-position $_TARGETNAME
## $_TARGETNAME configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1

## flash bank my_first_flash fespi 0x20000000 0 0 0 $_TARGETNAME
## riscv expose_csrs 3040-3071
init

## #reset

## if {[ info exists pulse_srst]} {
##   ftdi_set_signal nSRST 0
##   ftdi_set_signal nSRST z
## }

halt

## # We must turn on this because otherwise the IDE version debug cannot download the program into flash
## flash protect 0 0 last off
