// Seed: 1077612011
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    id_15
);
  wire id_16;
  tri0 id_17;
  wire id_18, id_19, id_20, id_21;
  always id_16 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_4,
      id_6,
      id_5,
      id_2,
      id_3,
      id_3,
      id_0,
      id_4,
      id_5,
      id_3
  );
  assign modCall_1.type_27 = 0;
  wire id_9;
  assign id_2 = id_5;
  wire id_10, id_11, id_12, id_13, id_14;
  wire id_15;
endmodule
