Analysis Results for Benchmarks with Configuration: ( 32kB 64kB 64kB 4 4 2 64 ) 


**************************************************
Benchmark: 401.bzip2
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        4733606                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821771                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            958                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138041                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                4300050                       # number of overall misses (Count)
system.l2.overallAccesses::total              4734564                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 429.mcf
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       14706427                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293783994                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            684                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320670                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               12211032                       # number of overall misses (Count)
system.l2.overallAccesses::total             14707111                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 456.hmmer
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         496778                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    256424803                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1357                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978477                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                 363690                       # number of overall misses (Count)
system.l2.overallAccesses::total               498135                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 458.sjeng
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        8771531                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271625551                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total          90746                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675382070                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                8502893                       # number of overall misses (Count)
system.l2.overallAccesses::total              8862277                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 470.lbm
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        7163888                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            553                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313131                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                7163964                       # number of overall misses (Count)
system.l2.overallAccesses::total              7164441                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

